Philips Semiconductors
Product data sheet
4-channel I
2
C multiplexer with interrupt logic
PCA9544
DESCRIPTION
The PCA9544 is a 1-of-4 bi-directional translating multiplexer,
controlled via the I
2
C-bus. The SCL/SDA upstream pair fans out to
four SCx/SDx downstream pairs, or channels. Only one SCx/SDx
channel is selected at a time, determined by the contents of the
programmable control register. Four interrupt inputs, INT0 to INT3,
one for each of the SCx/SDx downstream pairs, are provided. One
interrupt output, INT, which acts as an AND of the four interrupt
inputs, is provided.
FEATURES
A power-on reset function puts the registers in their default state and
initializes the I
2
C state machine with no channels selected.
The pass gates of the multiplexer are constructed such that the V
DD
pin can be used to limit the maximum high voltage which will be
passed by the PCA9544. This allows the use of different bus
voltages on each SCx/SDx pair, so that 1.8 V, 2.5 V or 3.3 V parts
can communicate with 5 V parts without any additional protection.
External pull-up resistors pull the bus up to the desired voltage level
for each channel. All I/O pins are 5 V tolerant.
•
1-of-4 bi-directional translating multiplexer
•
I
2
C interface logic; compatible with SMBus
•
4 Active LOW Interrupt Inputs
•
Active LOW Interrupt Output
•
3 address pins allowing up to 8 devices on the I
2
C-bus
•
Channel selection via I
2
C-bus
•
Power up with all multiplexer channels deselected
•
Low Rds
ON
switches
•
Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and
5 V buses
•
No glitch on power-up
•
Supports hot insertion
•
Low stand-by current
•
Operating power supply voltage range of 2.3 V to 5.5 V
•
5 V tolerant Inputs
•
0 kHz to 400 kHz clock frequency
•
ESD protection exceeds 2000 V HBM per JESD22-A114,
150 V MM per JESD22-A115 and 1000 V per JESD22-C101
•
Latchup testing is done to JESDEC Standard JESD78 which
exceeds 100 mA
•
Three packages offered: SO20, TSSOP20, and HVQFN20
ORDERING INFORMATION
PACKAGES
20-Pin Plastic SO
20-Pin Plastic TSSOP
20-Pin Plastic HVQFN
TEMPERATURE RANGE
–40
°C
to +85
°C
–40
°C
to +85
°C
–40
°C
to +85
°C
ORDER CODE
PCA9544D
PCA9544PW
PCA9544BS
TOPSIDE MARK
PCA9544D
PCA9544
9544
DRAWING NUMBER
SOT163-1
SOT360-1
SOT662-1
Standard packing quantities and other packaging data are available at www.standardproducts.philips.com/packaging.
I
2
C is a trademark of Philips Semiconductors Corporation.
2004 Sep 29
2
Philips Semiconductors
Product data sheet
4-channel I
2
C multiplexer with interrupt logic
PCA9544
DEVICE ADDRESSING
Following a START condition the bus master must output the
address of the slave it is accessing. The address of the PCA9544 is
shown in Figure 4. To conserve power, no internal pull-up resistors
are incorporated on the hardware selectable address pins and they
must be pulled HIGH or LOW.
INTERRUPT HANDLING
The PCA9544 provides 4 interrupt inputs, one for each channel and
one open drain interrupt output. When an interrupt is generated by any
device, it will be detected by the PCA9544 and the interrupt output
will be driven LOW. The channel need not be active for detection of
the interrupt. A bit is also set in the control byte. Bits 4 – 7 of the
control byte correspond to channels 0 – 3 of the PCA9544,
respectively. Therefore, if an interrupt is generated by any device
connected to channel 2, the state of the interrupt inputs is loaded into
the control register when a read is accomplished. Likewise, an
interrupt on any device connected to channel 0 would cause bit 4 of
the control register to be set on the read. The master can then
address the PCA9544 and read the contents of the control byte to
determine which channel contains the device generating the interrupt.
The master can then reconfigure the PCA9544 to select this
channel, and locate the device generating the interrupt and clear it.
The interrupt clears when the device originating the interrupt clears.
It should be noted that more than one device can be providing an
interrupt on a channel, so it is up to the master to ensure that all
devices on a channel are interrogated for an interrupt.
The interrupt inputs may be used as general purpose inputs if the
interrupt function is not required.
If unused, interrupt input(s) must be connected to V
DD
through a
pull-up resistor.
Table 2. Control Register Read — Interrupt
INT3
INT2
INT1
INT0
0
X
X
X
1
0
X
X
1
0
X
1
0
X
1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
SW00386
1
1
1
0
A2
A1 A0 R/W
FIXED
HARDWARE SELECTABLE
SW00862
Figure 4. Slave address
The last bit of the slave address defines the operation to be
performed. When set to logic 1, a read is selected while a logic 0
selects a write operation.
CONTROL REGISTER
Following the successful acknowledgement of the slave address,
the bus master will send a byte to the PCA9544 which will be stored
in the Control Register. If multiple bytes are received by the
PCA9544, it will save the last byte received. This register can be
written and read via the I
2
C-bus.
INTERRUPT BITS
(READ ONLY)
7
6
5
4
3
X
CHANNEL SELECTION BITS
(READ/WRITE)
2
B2
1
B1
0
B0
D3
B2
B1
B0
COMMAND
No interrupt
on channel 0
Interrupt on
channel 0
No interrupt
on channel 1
Interrupt on
channel 1
No interrupt
on channel 2
Interrupt on
channel 2
No interrupt
on channel 3
Interrupt on
channel 3
INT3 INT2 INT1 INT0
ENABLE BIT
Figure 5. Control register
CONTROL REGISTER DEFINITION
A SCx/SDx downstream pair, or channel, is selected by the contents
of the control register. This register is written after the PCA9544 has
been addressed. The 3 LSBs of the control byte are used to
determine which channel is to be selected. When a channel is
selected, it will become active after a stop condition has been placed
on the I
2
C-bus. This ensures that all SCx/SDx lines will be in a
HIGH state when the channel is made active, so that no false
conditions are generated at the time of connection.
Table 1. Control Register; Write — Channel Selection/
Read — Channel Status
INT3
INT2
INT1
INT0
D3
B2
B1
B0
COMMAND
X
X
X
X
X
0
X
X
X
X
X
0
X
X
X
X
X
0
X
X
X
X
X
0
X
X
X
X
X
0
0
1
1
1
1
0
X
0
0
1
1
0
X
0
1
0
1
0
No channel
selected
Channel 0
enabled
Channel 1
enabled
Channel 2
enabled
Channel 3
enabled
No channel
selected;
power-up
default state
NOTE:
Several interrupts can be active at the same time.
Ex: INT3 = 0, INT2 = 1, INT1 = 1, INT0 = 0, means that there is no
interrupt on channels 0 and 3, and there is interrupt on channels 1
and 2.
POWER-ON RESET
When power is applied to V
DD
, an internal Power On Reset holds
the PCA9544 in a reset state until V
DD
has reached V
POR
. At this
point, the reset condition is released and the PCA9544 registers and
I
2
C state machine are initialized to their default states, all zeroes
causing all the channels to be deselected.
2004 Sep 29
5
Embedded System
京公网安备 11010802033920号
EEWORLD
