EEWORLDEEWORLDEEWORLD

Part Number

Search

294257

Description
0,8 DRC-Q, F 50 polig
File Size95KB,1 Pages
ManufacturerERNI
Websitehttp://www.erni.com
Download Datasheet View All

294257 Overview

0,8 DRC-Q, F 50 polig

Leiterplatten-Layout Vorschlag für SMT
PCB-Layout Proposal for SMT
21,2
±0,03
1
±0,03
0,8
a25
1,8
6,5
24 x 0,8 = 19,2
Verpackt in Gurtverpackung
-
Tape on Reel Packaging
Verpackungseinheit: 650 Stück -
Packaging unit: 650 pcs
1,05
0,8
-0,03
1,5
a1
1
-0,03
0,55
1,35
1,2
0,15
150
9,6
0,9
44,5
330
b1
9
6,2
6,35
Abspulrichtung -
Reel off Direction
b25
b1
0,7
-0,05
4
4,4
21,2
±0,03
0,7
-0,03
0,95
0,7
-0,03
Performance Level 2
1,25
2,6
1,9
Kontaktbereich vergoldet
0,8
24 x 0,8 = 19,2
22,6
24,2
Mating Area gold plating
Anschlussbereich verzinnt 4-6 µm
Terminal Area 4-6 µm tin plating
Koplanarität der Anschlüsse
0,1 mm
Coplanarity Area of Termination
0,1 mm
16
Information:
Tolerances
All Dimensions
in mm
44
Anforderungsstufe 2
3,25
Copyright by ERNI GmbH
Proprietary notice pursuant to ISO 16016 to be observed.
Scale
5:1
All rights reserved.
Only for Information.
To ensure that this is the latest
version of this drawing, please
contact one of the ERNI companies
before using.
a
Index
24.09.2012
Date
Designation
Subject to modification without
prior notice.
Drawing will not be updated.
0,8 DRC-Q, F 50 polig
0,8 DRC-Q, F 50 pin
www.ERNI.com
Class
294257
DRCQ
I
A3
Can the forum give out some prizes of outdoor sports equipment?
Seeing that little Japanese prize included a Camppal tent that opens automatically in one minute and a Victorinox Swiss Army Knife, I can't help but feel passive. Alas, willpower is easily affected. [...
wangfuchong Talking
This is a board made with Spartan-6 chips. Please take a look at it first.
Currently there are only silk screen pictures, enjoy them first.I don't know if anyone has done it in the forum, share it with you [[i] This post was last edited by gauson on 2009-12-16 11:00 [/i]]...
gauson FPGA/CPLD
Why use CPLD or FPGA?
I want to expand an AD chip for DSP, and the sampling rate is required to be about 10M. I see many people on the Internet use FPGA or CPLD for external AD. But if the AD is a parallel port, then the d...
mrwoshishei FPGA/CPLD
Starting with the Camera - Introduction to Advanced Driver Assistance System Solutions Series
In recent years, with the continuous improvement of people's demand for driving safety, the continuous maturity of advanced driver assistance system (ADAS) related technologies, and the rapid developm...
zqy1111 TI Technology Forum
Simplify Isolated Current and Voltage Sensing Designs with Single-Supply Isolation Amplifiers and ADCs
We all need an "it" in areas such as protecting personnel, noise immunity, and handling ground potential differences between subsystems. You can design "it" in applications such as motor drives, solar...
alan000345 Analogue and Mixed Signal
PCB design specifications - layout instructions (with pictures) must be read
PCB design is complicated, and various unexpected factors frequently affect the achievement of the overall plan. How can we tame the scattered components with different personalities? How can we draw ...
捷配pcb打样工厂 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1342  2348  2859  1666  2569  28  48  58  34  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号