EEWORLDEEWORLDEEWORLD

Part Number

Search

MT5LSDT1672AY-13EXX

Description
Synchronous DRAM Module, 16MX72, 5.4ns, CMOS, LEAD FREE, MO-161, DIMM-168
Categorystorage    storage   
File Size359KB,22 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance  
Download Datasheet Parametric View All

MT5LSDT1672AY-13EXX Overview

Synchronous DRAM Module, 16MX72, 5.4ns, CMOS, LEAD FREE, MO-161, DIMM-168

MT5LSDT1672AY-13EXX Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicron Technology
Parts packaging codeDIMM
package instructionDIMM,
Contacts168
Reach Compliance Codecompliant
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N168
JESD-609 codee4
memory density1207959552 bit
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals168
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature65 °C
Minimum operating temperature
organize16MX72
Package body materialUNSPECIFIED
encapsulated codeDIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceGold (Au)
Terminal formNO LEAD
Terminal locationDUAL
Maximum time at peak reflow temperature30
32MB, 64MB, 128MB (x72, SR)
168-PIN SDRAM UDIMM
SYNCHRONOUS
DRAM MODULE
Features
168-pin, dual in-line memory module (DIMM)
PC100- and PC133-compliant
Unbuffered
32MB (4 Meg x 72), 64MB (8 Meg x 72), 128MB (16
Meg x 72)
Supports ECC error detection and correction
Single +3.3V power supply
Fully synchronous; all signals registered on positive
edge of system clock
Internal pipelined operation; column address can
be changed every clock cycle
Internal SDRAM banks for hiding row access/precharge
Programmable burst lengths: 1, 2, 4, 8, or full page
Auto Precharge, including CONCURRENT AUTO
PRECHARGE, and Auto Refresh Modes
Self Refresh Mode: 64ms, 4,096-cycle refresh for
32MB and 64MB; 64ms, 8,192-cycle refresh for
128MB
LVTTL-compatible inputs and outputs
Serial Presence-Detect (SPD)
Gold edge contacts
MT5LSDT472A – 32MB
MT5LSDT872A(I) – 64MB
MT5LSDT1672A(I) – 128MB
For the latest data sheet, please refer to the Micron
®
Web
site:
www.micron.com/products/modules
Figure 1: 168-Pin DIMM (MO-161)
Standard 1.00in. (25.40mm)
Options
• Package
168-pin DIMM (standard)
168-pin DIMM (lead-free)
• Operating Temperature Range
Commercial (0°C to +65°C)
Industrial (-40°C to +85°C)
• Frequency / CAS Latency
7.5ns (133 MHz) / CL = 2
7.5ns (133 MHz) / CL = 3
8ns (100 MHz) / CL = 2
NOTE:
Marking
G
Y
1
None
I
2
-13E
-133
-10E
Table 1:
Timing Parameters
SETUP
TIME
1.5
1.5
2ns
HOLD
TIME
0.8
0.8
1ns
CL = CAS (READ) latency
ACCESS TIME
MODULE
CLOCK
MARKING FREQUENCY CL = 2 CL = 3
-13E
-133
-10E
133 MHz
133 MHz
100 MHz
5.4ns
9ns
5.4ns
7.5ns
1. Consult Micron for product availability.
2. Industrial Temperature option available in -133
speed only.
Table 2:
Address Table
32MB
64MB
4K
4 (BA0, BA1)
128Mb (8 Meg x 16)
4K (A0-A11)
512 (A0-A8)
1 (S0#, S2#)
128MB
8K
4 (BA0, BA1)
256Mb (16 Meg x 16)
8K (A0-A12)
512 (A0-A8)
1 (S0#, S2#)
4K
4 (BA0, BA1)
64Mb (4 Meg x 16)
4K (A0-A11)
256 (A0-A7)
1 (S0#, S2#)
Refresh Count
Device Banks
Device Configuration
Row Addressing
Column Addressing
Module Ranks
32, 64, 128MB x 64 SDRAM DIMM
SD5C4_8_16x72AG.fm - Rev. C 6/04 EN
1
©2004 Micron Technology, Inc. All rights reserved.
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
How to read data from the data bus of DSP2812
HelpHardware: DSP2812, external IO signals are connected to data bus XD0~XD7 through CPLD, the decoder chip select signal of CPLD is XZCS2, and the decoder is connected to address bus XA0, XA1, XA2,I ...
zhenghuaqwe Microcontroller MCU
Protel99se Access violation occurs when copper is laid
[font=Impact][size=4]How to solve the Access violation when protel99se is laying copper?[/size][/font]...
zttian PCB Design
Verilog code understanding
always @ (posedge clk or posedge reset)if (reset)cnt = 0;elsecnt = cnt + 1'b1; Is cnt reset synchronously after turning on the FPGA ( cnt = 0 )? ? ? If you want a control signal sign to control cnt to...
eeleader-mcu FPGA/CPLD
Semiconductor Introduction
Introduction to Semiconductors Whether from the perspective of science and technology or economic development, the importance of semiconductors is very huge. The core units of most electronic products...
hodenshi MCU
Shanghai Haozhou Company is recruiting candidates who are familiar with AVR hardware and software development and debugging of peripheral circuits with ARM as the core chip.
Shanghai How-Zone Company is recruiting people who are familiar with AVR hardware and software development, and debugging of peripheral circuits of ARM-based core chips, mainly focusing on product tes...
msy2009 ARM Technology
Encountered a strange problem
[table][tr][td]I found that when I downloaded the program, my fpga ran in front of the prom, so when I turned off the power and then turned it on again, the prom program could not be loaded. How can I...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2272  1094  883  2312  1014  46  23  18  47  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号