IDT72261L20TF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72261L20TF

IDT72261L20TF: DescriptionFIFO, 16KX9, 12ns, Synchronous, CMOS, PQFP64, STQFP-64; Categorystorage storage; File Size389KB，30 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72261L20TF Overview

FIFO, 16KX9, 12ns, Synchronous, CMOS, PQFP64, STQFP-64

IDT72261L20TF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	STQFP-64
Contacts	64
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	12 ns
Other features	RETRANSMIT; AUTO POWER-DOWN
Maximum clock frequency (fCLK)	50 MHz
period time	20 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e0
length	10 mm
memory density	147456 bit
Memory IC Type	OTHER FIFO
memory width	9
Humidity sensitivity level	3
Number of functions	1
Number of terminals	64
word count	16384 words
character code	16000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16KX9
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP64,.47SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.015 A
Maximum slew rate	0.15 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	10 mm

Preview

Download Datasheet

View All

CMOS SUPERSYNC FIFO™

16,384 x 9, 32,768 x 9

IDT72261

IDT72271

Integrated Device Technology, Inc.

FEATURES:

•

16,384 x 9-bit storage capacity (IDT72261)

32,768 x 9-bit storage capacity (IDT72271)

10ns read/write cycle time (8ns access time)

Retransmit Capability

Auto power down reduces power consumption

Master Reset clears entire FIFO, Partial Reset clears

data, but retains programmable settings

Empty, Full and Half-full flags signal FIFO status

Programmable Almost Empty and Almost Full flags, each

flag can default to one of two preselected offsets

Program partial flags by either serial or parallel means

Select IDT Standard timing (using

and

flags) or

First Word Fall Through timing (using

and

flags)

Easily expandable in depth and width

Independent read and write clocks (permit simultaneous

reading and writing with one clock signal

Available in the 64-pin Thin Quad Flat Pack (TQFP), 64-

pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin

Pin Grid Array (PGA)

Output enable puts data outputs into high impedance

High-performance submicron CMOS technology

Industrial temperature range (-40

C to +85

C) is avail-

able, tested to military electrical specifications

DESCRIPTION:

The IDT72261/72271 are monolithic, CMOS, high capac-

ity, high speed, low power first-in, first-out (FIFO) memories

with clocked read and write controls. These FIFOs are

applicable for a wide variety of data buffering needs, such as

optical disk controllers, local area networks (LANs), and inter-

processor communication.

Both FIFOs have a 9-bit input port (D

) and a 9-bit output

port (Q

). The input port is controlled by a free-running clock

(WCLK) and a data input enable pin (

WEN

). Data is written

into the synchronous FIFO on every clock when

WEN

asserted. The output port is controlled by another clock pin

(RCLK) and enable pin (

REN

). The read clock can be tied to

the write clock for single clock operation or the two clocks can

run asynchronously for dual clock operation. An output

enable pin (

) is provided on the read port for three-state

control of the outputs.

The IDT72261/72271 have two modes of operation: In the

IDT Standard Mode

, the first word written to the FIFO is

deposited into the memory array. A read operation is required

to access that word. In the

First Word Fall Through Mode

(FWFT), the first word written to an empty FIFO appears

automatically on the outputs, no read operation required. The

FUNCTIONAL BLOCK DIAGRAM

WEN

WCLK

D0-D8

LD SEN

•

INPUT REGISTER

OFFSET REGISTER

WRITE CONTROL

LOGIC

•

RAM ARRAY

16,384 x 9

32,768 x 9

•

FLAG

LOGIC

PAF

PAE

FWFT/SI

WRITE POINTER

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET LOGIC

•

RCLK

REN

TIMING

Integrated Device Technology, Inc

Q0-Q8

3036 drw 01

SuperSyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

MAY 1997

DSC-3036/6

Recommended Resources

Zero-crossing trigger circuit design based on thyristor

direct action control circuit

Grain moisture analysis circuit

Use TWH8778 to make delayed lights

High voltage stabilizer circuit

555 blood leakage alarm circuit

ADC conversion method and main parameters: ADCADC is the English abbreviation of analog-to-digital converter, which is an electronic component that can convert analog signals into digital signals. Usually, the signal is sampled and held, and t...; Jacktang Analogue and Mixed Signal

Help, I want to do an AD conversion and then interrupt: Specifically, a voltage signal is input from the outside, and then converted to a digital value through AD. I want to compare it with the preset value. If it is higher than the preset value, it will b...; sherry32 DSP and ARM Processors

Dynamic detection of mobile networks: Dynamic detection of TD-SCDMA network The product we developed uses TD module. When the network signal is good, it should be fine to use it normally. When the network signal is not good (no network), ...; tianjixian Embedded System

About the program of simulating and receiving pulse signals with CCS in DSP: Help~~~~~~I used to work with single-chip microcomputers, but now I need to use DSP to receive the signal from a light spot encoder. I can only find QEP circuits on the Internet, but it doesn't explai...; wk8272085 DSP and ARM Processors

Introduction to Commonly Used Operational Amplifier Models: Introduction to Common Operational Amplifier Models.pdf...; luopi2000 Analog electronics

How to measure wind and no wind: To measure wind in the research and development instrument, we only need to measure whether there is wind passing through the pipe. The working condition is to measure whether there is wind passing th...; DSP16 Test/Measurement

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components