EEWORLDEEWORLDEEWORLD

Part Number

Search

UT7Q512-ICC

Description
Standard SRAM, 512KX8, 100ns, CMOS, CDFP36, BOTTOM BRAZED, SHIELDED, FP-36
Categorystorage    storage   
File Size123KB,15 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

UT7Q512-ICC Overview

Standard SRAM, 512KX8, 100ns, CMOS, CDFP36, BOTTOM BRAZED, SHIELDED, FP-36

UT7Q512-ICC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts36
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time100 ns
JESD-30 codeR-CDFP-F36
length23.368 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height4.4196 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width12.192 mm
Standard Products
QCOTS
TM
UT7Q512 512K x 8 SRAM
Data Sheet
April, 2002
FEATURES
q
100ns (5 volt supply) maximum address access time
q
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
q
TTL compatible inputs and output levels, three-state
bidirectional data bus
q
Typical radiation performance
- Total dose: 30krad(Si)
- 30krad(Si) to 300krad(Si), depending on orbit, using
Aeroflex UTMC patented shielded package
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = 5MeV-cm
2
/mg
- Saturated Cross Section (cm
2
) per bit, ~1.0E-7
- 1.5E-7 errors/bit-day, Adams 90% geosynchronous
heavy ion
q
Packaging options:
- 32-lead ceramic flatpack (weight 2.5-2.6 grams)
- 36-lead flatpack shielded (weight 10.77 grams)
q
Standard Microcircuit Drawing 5962-99606
- QML T and Q compliant
INTRODUCTION
The QCOTS
TM
UT7Q512 Quantified Commercial Off-the-
Shelf product is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (E),
an active LOW Output Enable (G), and three-state drivers.
This device has a power-down feature that reduces power
consumption by more than 90% when deselected
.
Writing to the device is accomplished by taking the Chip
Enable One ( E) input LOW and the Write Enable ( W) input
LOW. Data on the eight I/O pins (DQ
0
through DQ
7
) is then
written into the location specified on the address pins (A
0
through A
1 8
). Reading from the device is accomplished by
taking Chip Enable One (E) and Output Enable (G) LOW
while forcing Write Enable (W) HIGH. Under these
conditions, the contents of the memory location specified
by the address pins will appear on the eight I/O pins.
The eight input/output pins (DQ
0
through DQ
7
) are placed
in a high impedance state when the device is deselected (E,
HIGH), the outputs are disabled (G HIGH), or during a write
operation (E LOW and W LOW).
Clk. Gen.
A
0
A1
A2
A3
A4
A5
A6
A
7
A8
A
9
Pre-Charge Circuit
Row Select
Memory Array
1024 Rows
512x8 Columns
I/O Circuit
Column Select
Data
Control
CLK
Gen.
A
10
A11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
D
0
- DQ
7
Q
E
W
G
Figure 1. UT7Q512 SRAM Block Diagram
The world's first Japanese Lexus ES will be equipped with electronic exterior mirrors
Recently, Lexus officially announced that it will provide electronic exterior mirrors for the new generation Lexus ES in Japan. Lexus ES has become the world's first mass-produced model equipped with ...
tlyl18108837711 Integrated technical exchanges
How to write a 32-bit array into FIFO in 8-bit increments?
I want to write a 32-bit array into FIFO, but I can only write 8 bits at a time, which means it needs 4 clock cycles. However, I get an error every time I program. Here is my program idea, which is a ...
hms2006 FPGA/CPLD
SPI frequency
What is the frequency range supported by SPI?...
l0700830216 Microcontroller MCU
TI's product pins have copper leakage
Please help, we bought a batch of 17+ year products. After testing, QC said that the pins were seriously leaking copper and could not be used, so we asked for a return. The supplier said that this was...
萌新采购 TI Technology Forum
FPGA module parameterized design method
Please throw bricks!...
eeleader FPGA/CPLD
PCB Design Basics Tutorial
PCB Design Basics Tutorial...
hanyujyj MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 906  2199  2925  630  1194  19  45  59  13  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号