- 28-lead 100-mil center DIP (0.600 x 1.4) - contact factory
q
V
DD
: 3.0Vto 3.6V
q
Standard Microcircuit Drawing 5962-01517
PRODUCT DESCRIPTION
The UT28F256LV amorphous silicon anti-fuse PROM is a high
performance, asynchronous, radiation-hardened, 32K x 8
programmable memory device. The UT28F256LV PROM
features fully asychronous operation requiring no external clocks
or timing strobes. An advanced radiation-hardened twin-well
CMOS process technology is used to implement the
UT28F256LV. The combination of radiation-hardness, fast
access time, and low power consumption make the UT28F256LV
ideal for high speed systems designed for operation in radiation
environments.
A(14:0)
DECODER
MEMORY
ARRAY
SENSE AMPLIFIER
CE
PE
OE
PROGRAMMING
CONTROL
LOGIC
DQ(7:0)
Figure 1. PROM Block Diagram
1
2
DEVICE OPERATION
The UT28F256LV has three control inputs: Chip Enable (CE),
Program Enable (PE), and Output Enable (OE); fifteen address
inputs, A(14:0); and eight bidirectional data lines, DQ(7:0). CE
is the device enable input that controls chip selection, active, and
standby modes. AssertingCE causes I
DD
to rise to its active value
and decodes the fifteen address inputs to select one of 32,768
words in the memory. PE controls program and read operations.
During a read cycle, OE must be asserted to enable the outputs.
PIN CONFIGURATION
PIN NAMES
A(14:0)
CE
OE
PE
DQ(7:0)
Address
Chip Enable
Output Enable
Program Enable
Data Input/Data Output
Table 1. Device Operation Truth Table
1
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
DD
PE
A13
A8
A9
A11
OE
A10
CE
DQ7
DQ6
DQ5
DQ4
DQ3
Notes:
1. “X” is defined as a “don’t care” condition.
2. Device active; outputs disabled.
OE
X
0
1
1
PE
1
1
0
1
CE
1
0
0
0
I/O MODE
Three-state
Data Out
Data In
Three-state
MODE
Standby
Read
Program
Read
2
ABSOLUTE MAXIMUM RATINGS
1
(Referenced to V
SS
)
SYMBOL
V
DD
V
I/O
T
STG
P
D
T
J
Θ
JC
I
I
PARAMETER
DC supply voltage
Voltage on any pin
Storage temperature
Maximum power dissipation
Maximum junction temperature
Thermal resistance, junction-to-case
2
DC input current
LIMITS
-0.3 to 7.0
-0.5 to (V
DD
+ 0.5)
-65 to +150
1.5
+175
3.3
UNITS
V
V
°C
W
°C
°C/W
mA
±
10
Notes:
1 . Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the
device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
2 . Test per MIL-STD-883, Method 1012, infinite heat sink.
3
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
T
C
V
IN
PARAMETER
Positive supply voltage
Case temperature range
DC input voltage
LIMITS
3.0 to 3.6
-55 to +125
0 to V
DD
UNITS
V
°C
V
DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*
(V
DD
= 3.0V to 3.6V; -55°C < T
C
< +125°C)
SYMBOL
V
IH
V
IL
V
OL1
V
OL2
V
OH1
V
OH2
C
IN 1
C
IO 1, 4
I
IN
I
OZ
PARAMETER
High-level input voltage
Low-level input voltage
Low-level output voltage
Low-level output voltage
High-level output voltage
High-level output voltage
Input capacitance
I
OL
= 100µA, V
DD
= 3.0V
I
OL
= 1.0mA, V
DD
= 3.0V
I
OH
= -100µA, V
DD
= 3.0V
I
OH
= -1.0mA, V
DD
= 3.0V
ƒ
= 1MHz, V
DD
= 3.3V
V
IN
= 0V
Bidirectional I/O capacitance
ƒ
= 1MHz, V
DD
= 3.3V
V
OUT
= 0V
Input leakage current
Three-state output leakage
current
V
IN
= 0V to V
DD
V
O
= 0V to V
DD
V
DD
= 3.6V
OE = 3.6V
V
DD
= 3.6V, V
O
= V
DD
V
DD
= 3.6V, V
O
= 0V
CMOS input levels (I
OUT
= 0), V
IL
=
0.2V
V
DD
, PE = 3.6V, V
IH
= 3.0V
CMOS input levels V
IL
= V
SS
+0.25V
CE = V
DD
- 0.25 V
IH
= V
DD
- 0.25V
-3
-8
3
8
µA
µA
15
pF
V
DD
-0.15
V
DD
-0.3
15
CONDITION
MINIMUM
0.7V
DD
0.25V
DD
V
SS
+ 0.05
V
SS
+ 0.10
MAXIMUM
UNIT
V
V
V
V
V
V
pF
I
OS 2,3
I
DD1
(OP)
5
Short-circuit output current
90
-90
mA
mA
Supply current operating
@15.4MHz (65ns product)
50.0
1.0
mA
mA
I
DD2
(SB)
post-rad
Supply current standby
Notes:
* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1E6 rad(Si).
1. Measured only for initial qualification, and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. Functional test.
5. Derates at 1.5mA/MHz.
4
READ CYCLE
A combination of PE greater than V
IH
(min), and CE less than
V
IL
(max) defines a read cycle. Read access time is measured
from the latter of device enable, output enable, or valid address
to valid data output.
An address access read is initiated by a change in address inputs
while the chip is enabled with OE asserted and PE deasserted.
Valid data appears on data output, DQ(7:0), after the specified
t
AVQV
is satisfied. Outputs remain active throughout the entire
cycle. As long as device enable and output enable are active, the
address inputs may change at a rate equal to the minimum read
cycle time.
AC CHARACTERISTICS READ CYCLE (Post-Radiation)*
(V
DD
= 3.0V to 3.6V; -55°C < T
C
< +125°C)
SYMBOL
t
AVAV 1
t
AVQV
t
AXQX 2
t
GLQX 2
t
GLQV
t
GHQZ
t
ELQX2
t
ELQV
t
EHQZ
PARAMETER
Read cycle time
Read access time
Output hold time
OE-controlled output enable time
OE-controlled access time
OE-controlled output three-state time
CE-controlled output enable time
CE-controlled access time
CE-controlled output three-state time
The chip enable-controlled access is initiated by CE going active
while OE remains asserted, PE remains deasserted, and the
addresses remain stable for the entire cycle. After the specified
t
ELQV
is satisfied, the eight-bit word addressed by A(14:0)
appears at the data outputs DQ(7:0).
Output enable-controlled access is initiated by OE going active
while CE is asserted, PE is deasserted, and the addresses are
stable. Read access time is t
GLQV
unless t
AVQV
or t
ELQV
have
not been satisfied.
28F256LV-65
MIN
MAX
65
65
0
0
35
35
0
65
35
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes:
* Post-radiation performance guaranteed at 25
°C
per MIL-STD-883 Method 1019 at 1E6 rads(Si).
1. Functional test.
2. Three-state is defined as a 400mV change from steady-state output voltage.
Anyone who studies the EEWORLD University Hall TI classroom course seriously and participates in the "Learning Test" with a correct rate of 60% will receive a TI LaunchPad development board. Event det...
How can I publish the .net2003 POCKET PC application to the server so that the handheld device can automatically obtain the latest program version through the network (LAN)! I use a (DeLogic 7530 indu...
I would like to ask, there are many series of MSP430, are the data universal? Does anyone use MSP430G2744? There seems to be very little data on MSP430G2744, is it different from everyone else?...
Nios II is a configurable 16-/32-bit RISC processor. Combined with a rich set of peripheral-specific instructions and hardware acceleration units, it provides a highly flexible and powerful SOPC sy...[Details]
The structure of an LCD TV primarily consists of the LCD display module, power module, driver module (primarily including the main driver board and tuner board), and keypad module. LCD display modu...[Details]
Recently,
Xpeng Motors and Xinlian Integrated Circuit jointly announced the mass production of China's first hybrid silicon carbide product.
Designed and developed by Xpeng Motors and joint...[Details]
Capable of providing precise and efficient thermal management for artificial intelligence computing power, intelligent sensing and autonomous driving systems
Shenzhen, ...[Details]
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[Details]
Smartphones have become essential digital devices, and the growing number of smartphone-centric applications is enriching people's lives. As users, they desire a better app experience and a wider r...[Details]
Industrial computers with GPUs leverage powerful parallel processing to build deep learning models to analyze and respond to optical inputs. The systems develop an understanding of visual data to i...[Details]
The 2025 China International Automotive Testing Exhibition will be held at the Shanghai World Expo Exhibition and Convention Center from August 27 to 29, 2025.
Clacton Seafront, UK, ...[Details]
Speaking of the problem of vehicle spontaneous combustion, whether it is a pure electric vehicle or a fuel vehicle, there will be incidents of spontaneous combustion. For the same spontaneous combu...[Details]
With the prevalence of online conferencing, live streaming, and voice communication in gaming, high-quality audio input devices are becoming increasingly important. To this end, XMOS, an expert in ...[Details]
introduction
As core electronic components used in vastly different fields, automotive-grade chips and mobile/consumer-grade chips exhibit significant differences in their...[Details]
Since the beginning of the 21st century, with the rapid development of my country's urban and rural economies and the improvement of people's living standards, more and more people have begun to ow...[Details]
In the wave of electrification and intelligence in the automotive industry, the E/E architecture is transitioning from distributed to domain control and then to regional architecture.
Th...[Details]
Automotive electronics systems are facing a dual challenge of functional safety and cybersecurity.
The NXP
S32K3
series MCUs utilize a deep protection system built with a Hardware Sec...[Details]
On August 19, Reuters reported that people familiar with the matter said that Nvidia is developing a new AI chip based on its latest Blackwell architecture for the Chinese market. The performance o...[Details]
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
