EEWORLDEEWORLDEEWORLD

Part Number

Search

5962P0153201TXC

Description
SRAM Module, 1MX8, 25ns, CMOS, DUAL CAVITY, CFP-44
Categorystorage    storage   
File Size91KB,14 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962P0153201TXC Overview

SRAM Module, 1MX8, 25ns, CMOS, DUAL CAVITY, CFP-44

5962P0153201TXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDMA
package instruction,
Contacts44
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time25 ns
JESD-30 codeR-XDMA-F44
JESD-609 codee4
memory density8388608 bit
Memory IC TypeSRAM MODULE
memory width8
Number of functions1
Number of terminals44
word count1048576 words
character code1000000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize1MX8
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class T
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceGOLD
Terminal formFLAT
Terminal locationDUAL
total dose30k Rad(Si) V
Standard Products
QCOTS
TM
UT8Q1024K8 SRAM
Preliminary Data Sheet
March 6, 2002
q
Packaging options:
- 44-lead bottom brazed dual CPF (BBTFP)
q
Standard Microcircuit Drawing 5962-01532
- QML T and Q compliant part
IN
D
EV
The input/output pins are placed in a high impedance state when
the device is deselected (En HIGH), the outputs are disabled (G
HIGH), or during a write operation (En LOW and Wn LOW).
E
1
A(18:0)
G
512K x 8
W
1
EL
O
E
0
DQ(7:0)
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = >10 MeV-cm
2
/mg
- Saturated Cross Section cm
2
per bit, 5.0E-9
- <1E-8 errors/bit-day, Adams 90% geosynchronous
heavy ion
Writing to each memory is accomplished by taking one of the
chip enable (En) inputs LOW and write enable (Wn) inputs
LOW. Data on the I/O pins is then written into the location
specified on the address pins (A
0
through A
18
). Reading from
the device is accomplished by taking one ofthe chip enable (En)
and output enable (G) LOW while forcing write enable (Wn)
HIGH. Under these conditions, the contents of the memory
location specified by the address pins will appear on the I/O pins.
Only one SRAM can be read or written at a time.
512K x 8
Figure 1. UT8Q1024K8 SRAM Block Diagram
1
PM
EN
W
0
FEATURES
q
25ns maximum (3.3 volt supply) address access time
q
Dual cavity package contains two (2) 512K x 8 industry-
standard asynchronous SRAMs; the control architecture
allows operation as an 8-bit data width
q
TTL compatible inputs and output levels, three-state
bidirectional data bus
q
Typical radiation performance
- Total dose: 50krad(Si)
INTRODUCTION
The QCOTS
TM
UT8Q1024K8 Quantified Commercial Off-the-
Shelf product is a high-performance 1M byte (8Mbit) CMOS
static RAM built with two individual 524,288 x 8 bit SRAMs
with a common output enable. Memory access and control is
provided by an active LOW chip enable (En), an active LOW
output enable (G). This device has a power-down feature that
reduces power consumption by more than 90% when deselected.
T
Graduation project help
I am making a three-phase brushless DC motor drive module. The driver chip is MC33035. Now I am wondering why the N-channel MOS tubes of the lower bridge arm are all turned on (Vgs=13.8v) when I test ...
dr17 Embedded System
[LinkNode Review] 05 LinkNode plays with breathing light
This is actually using the duty cycle of PWM to control the brightness of the LED. It is a very common function for microcontrollers, but it is even more unimaginably simple under mbed. Before looking...
johnrey RF/Wirelessly
CC2530P2_0 trigger interrupt problem
I am testing the trigger interrupt of P2_0 port, and the configuration is as follows: void Exti_Init(void) {EA = ENABLE; ///Open the general interruptP2IEN |= 0X01; ///Open P2 interruptIEN2 = 1; //???...
s361021609 51mcu
5G MM Things
[align=left][color=#191919]Recently I’ve noticed that there are MMs hanging in many places...[/color][/align][align=left][color=rgb(25, 25, 25)]Some are lightly made up...[/color][/align][align=left][...
fish001 RF/Wirelessly
【Beetle ESP32-C3】4. Luat-OS environment deployment
I started using ESP from 8266, and jumped directly from Anxinke's Eclipse development to Arduino. At that time, I heard that Lua could also be used for development. Although I later purchased NodeMCU,...
sonicfirr RF/Wirelessly
A brief discussion on the differences between x86, DSP and SPARC
[size=4] There are three main types of processors that I have come into contact with, general-purpose microprocessors (MPUs), digital signal processors (DSPs), and SPARC platforms (short for Scalable ...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1131  1347  2850  1970  247  23  28  58  40  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号