935266680125 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 935266680125

935266680125: DescriptionInverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5; Categorylogic logic; File Size346KB，18 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

935266680125 Overview

Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5

935266680125 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Nexperia
package instruction	TSSOP-5
Reach Compliance Code	compliant
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G5
JESD-609 code	e3
length	2.05 mm
Logic integrated circuit type	INVERTER
Humidity sensitivity level	1
Number of functions	1
Number of entries	1
Number of terminals	5
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	OPEN-DRAIN
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	8.5 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.25 mm

Preview

Download Datasheet

View All

74LVC1G06

Inverter with open-drain output

Rev. 10 — 29 June 2012

Product data sheet

1. General description

The 74LVC1G06 provides the inverting buffer.

Input can be driven from either 3.3 V or 5 V devices. These features allow the use of

these devices in a mixed 3.3 V and 5 V environment.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall

time.

This device is fully specified for partial power-down applications using I

OFF

The I

OFF

circuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

The output of the device is an open drain and can be connected to other open-drain

outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

2. Features and benefits



Wide supply voltage range from 1.65 V to 5.5 V



High noise immunity



Complies with JEDEC standard:



JESD8-7 (1.65 V to 1.95 V)



JESD8-5 (2.3 V to 2.7 V)



JESD8B/JESD36 (2.7 V to 3.6 V)



24

mA output drive (V

= 3.0 V)



CMOS low power consumption



Latch-up performance exceeds 250 mA



Direct interface with TTL levels



Inputs accept voltages up to 5 V



Multiple package options



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V



Specified from

40 C

to +125

C

935266680125 Related Products

	935266680125	935272028125	74LVC1G06GM	74LVC1G06GF
Description	Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5	Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5	Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO6	Inverter, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO6
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	Nexperia	Nexperia	Nexperia	Nexperia
package instruction	TSSOP-5	TSOP,	VSON,	VSON,
Reach Compliance Code	compliant	compliant	compliant	compli
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-G5	R-PDSO-G5	R-PDSO-N6	S-PDSO-N6
JESD-609 code	e3	e3	e3	e3
length	2.05 mm	2.9 mm	1.45 mm	1 mm
Logic integrated circuit type	INVERTER	INVERTER	INVERTER	INVERTER
Humidity sensitivity level	1	1	1	1
Number of functions	1	1	1	1
Number of entries	1	1	1	1
Number of terminals	5	5	6	6
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSOP	VSON	VSON
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	260	260
propagation delay (tpd)	8.5 ns	8.5 ns	8.5 ns	8.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	1.1 mm	0.5 mm	0.5 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.65 V	1.65 V	1.65 V	1.65 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)
Terminal form	GULL WING	GULL WING	NO LEAD	NO LEAD
Terminal pitch	0.65 mm	0.95 mm	0.5 mm	0.35 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	30	30
width	1.25 mm	1.5 mm	1 mm	1 mm

Recommended Resources

Apply LOGO! Electric gate control circuit a

Three-phase three-wire active energy meter direct connection type

Soft start circuit composed of Miller integrating circuit

Amplification circuit capable of extending bandwidth

Typical application circuit with precharge function using MAX1894/MAX1924

Overvoltage and overcurrent protector

If you need a witness for this month's exchange activity, I can help~~: In the past two days, I received inquiries from two friends who wanted to exchange their unused items. However, after all, we are not familiar with some friends online, so we still hope to have an int...; soso Buy&Sell

Using FPGA to implement serial port, and the communication protocol can be set or modified, how stable is it: For those who have some basic knowledge of FPGA, is it more appropriate to write from the bottom up with Verilog or to set it up through the Nios soft core? What is the stability, practicality and cos...; zjlzhsaybye FPGA/CPLD

Please help me draw one! EDA or other! Electrical diagram! Send me a screenshot! Thank you! XIONGYAQI@126.COM: Please help me draw one! EDA or other! Electrical diagram! Send me a screenshot! Thank you! [email=XIONGYAQI@126.COM][color=#000000]XIONGYAQI@126.COM[/color][/email]...; xiongyaqi PCB Design

CF card reading problem: Does anyone know how to use EVC to read the serial numbers of multiple CF cards? I can now read the serial number of one CF card, but what if there are multiple CF cards? And I also want to read the n...; zmm428 Embedded System

A question about Keil AGDI interface?: I use the AGDI interface provided by Keil IDE to implement the debugger. Now I encounter a very difficult problem? I want to ask everyone. Now most of the functions are implemented, except for Watch B...; double.chen Embedded System

wince web server problem: Can that hero help me? I added the WEB kernel to wince, and used the ASP standard control to write the web page. The control cannot be displayed on WINCE, but the web page control written with HTML co...; tassadar Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components