EEWORLDEEWORLDEEWORLD

Part Number

Search

7203L30JGB

Description
FIFO, 2KX9, 30ns, Asynchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
Categorystorage    storage   
File Size306KB,14 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

7203L30JGB Overview

FIFO, 2KX9, 30ns, Asynchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32

7203L30JGB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFJ
package instructionGREEN, PLASTIC, LCC-32
Contacts32
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-609 codee3
Humidity sensitivity level1
Peak Reflow Temperature (Celsius)260
power supply5 V
Certification statusNot Qualified
Terminal surfaceMatte Tin (Sn) - annealed
Maximum time at peak reflow temperature30
CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9
8,192 x 9, 16,384 x 9
32,768 x 9 and 65,536 x 9
IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT7208
FEATURES:
First-In/First-Out Dual-Port memory
2,048 x 9 organization (IDT7203)
4,096 x 9 organization (IDT7204)
8,192 x 9 organization (IDT7205)
16,384 x 9 organization (IDT7206)
32,768 x 9 organization (IDT7207)
65,636 x 9 organization (IDT7208)
High-speed: 12ns access time
Low power consumption
— Active: 660mW (max.)
— Power-down: 44mW (max.)
Asynchronous and simultaneous read and write
Fully expandable in both word depth and width
720x family is pin and functionally compatible from 256 x 9 to 64k x 9
Status Flags: Empty, Half-Full, Full
Retransmit capability
High-performance CMOS technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567
(IDT7203), and 5962-89568 (IDT7204) are listed on this function
Industrial temperature range (–40°C to +85°C) is available
(plastic packages only)
Green parts available, see ordering information
DESCRIPTION:
The IDT7203/7204/7205/7206/7207/7208 are dual-port memory buffers
with internal pointers that load and empty data on a first-in/first-out basis. The
device uses Full and Empty flags to prevent data overflow and underflow and
expansion logic to allow for unlimited expansion capability in both word size and
depth.
Data is toggled in and out of the device through the use of the Write (W) and
Read (R) pins.
The device's 9-bit width provides a bit for a control or parity at the user’s
option. It also features a Retransmit (RT) capability that allows the read pointer
to be reset to its initial position when
RT
is pulsed LOW. A Half-Full Flag is
available in the single device and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. They
are designed for applications requiring asynchronous and simultaneous read/
writes in multiprocessing, rate buffering and other applications.
Military grade product is manufactured in compliance with MIL-STD-883,
Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
-D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM ARRAY
2,048 x 9
4,096 x 9
8,192 x 9
16,384 x 9
32,768 x 9
65,536 x 9
READ
POINTER
THREE-
STATE
BUFFERS
R
READ
CONTROL
FLAG
LOGIC
DATA OUTPUTS
(Q
0
-Q
8
)
RS
RESET
LOGIC
FL/RT
EF
FF
XI
EXPANSION
LOGIC
XO/HF
2661 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
COMMERCIAL, MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
©
2012 Integrated Device Technology, Inc. All rights reserved. Product subject to change without notice.
JUNE 2012
DSC-2661/18
TI's new ARM9 MPU is launched!
Following the acquisition of Luminary last year and the successful layout of the ARM 32-bit market, TI has shifted its focus to ARM9. Therefore, on April 7, TI announced the launch of four new Sitara ...
john_wang MCU
Help me!!
I work in software and know several programming languages. I am familiar with VB and VC++. Now I want to learn more about single-chip microcomputers. I learned single-chip microcomputers, assembly lan...
bing Embedded System
I have a programming problem when using arria 10
The chip used is 10AS016E3F27. When using JTAG to burn the sof file, I encountered a problem. When msel is set to ps (000/001) mode, programming is normal When msel is set to as (011) mode, programmin...
warfog FPGA/CPLD
After the segment register is shifted left by four bits, don't the first four bits overflow?
In the 8086 microprocessor course, when introducing the formation of the 20-bit address of the memory, it is said that the data in the 16-bit segment register is shifted left by four bits and then add...
hupl Embedded System
AT89C52 Chinese Documentation
One more...
maker Microchip MCU
PyFive RISC-V ASIC Project
The PyFive project is creating a community-driven, RISC-V-based microcontroller that can easily support CircuitPython and MicroPython. They have been documenting their progress on hackster.io - hackst...
dcexpert MicroPython Open Source section

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1145  1552  13  776  1720  24  32  1  16  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号