74ACT640FCX datasheet, PDF - EEWORLD Datasheet

74ACT640FCX: DescriptionBus Transceiver, ACT Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDFP20, CERAMIC, FP-20; Categorylogic logic; File Size78KB，3 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

74ACT640FCX Overview

Bus Transceiver, ACT Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDFP20, CERAMIC, FP-20

Parameter Name	Attribute value
Maker	Fairchild
Parts packaging code	DFP
package instruction	DFP,
Contacts	20
Reach Compliance Code	unknown
Other features	WITH DIRECTION CONTROL
series	ACT
JESD-30 code	R-CDFP-F20
Logic integrated circuit type	BUS TRANSCEIVER
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	INVERTED
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Maximum seat height	2.337 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
width	6.9215 mm

[Low Power] 28nm FPGA: Reduce power consumption and increase bandwidth: Low power consumption and high bandwidth are two major requirements for next-generation high-end designs. Surveys of multiple application areas around the world show that achieving greater bandwidth w...; hangsky FPGA/CPLD

Ask an asynchronous question: Can the clocks CLKA and CLKB operate a signal (en) in this way: When a certain condition (A) is detected under the clock CLKA, en is set to "1"; Then when the clock CLKB detects that en is high, it ou...; eeleader FPGA/CPLD

Implementation of time isolation based on SAFERTOS system: SAFECheckpoints In the functional safety system based on SAFERTOS, in addition to spatial isolation, time isolation function may be required for different safety standards to ensure the time processin...; MamoYU Embedded System

The rewards of life are far away at the end of the journey [Transfer]: How did people discover the transparency and purity of wine from the whiteness of rice, the redness of sorghum, and the purpleness of grapes? 　　The legend goes that two people had an encounter with a ...; huixun001 Talking

【Signal Processing】FPGA Software Radio Related Articles: Previous post: https://bbs.eeworld.com.cn/thread-312807-1-2.html[[i] This post was last edited by ssawee on 2011-12-19 22:47 [/i]]...; ssawee FPGA/CPLD

What do you think about the application of IT in robots?: How can IT be used in the robotics industry, especially in deep learning?...; szsanhang TI Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components