EEWORLDEEWORLDEEWORLD

Part Number

Search

545AAB947M750BAGR

Description
LVPECL Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size1MB,16 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

545AAB947M750BAGR Overview

LVPECL Output Clock Oscillator,

545AAB947M750BAGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
JESD-609 codee4
Oscillator typeLVPECL
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Ultra Series
Crystal Oscillator
Si545 Data Sheet
Ultra Low Jitter Any-Frequency XO (80 fs), 0.2 to 1500 MHz
The Si545 Ultra Series
oscillator utilizes Silicon Laboratories’ advanced 4
th
genera-
tion DSPLL
®
technology to provide an ultra-low jitter, low phase noise clock at any
output frequency. The device is factory-programmed to any frequency from 0.2 to
1500 MHz with <1 ppb resolution and maintains exceptionally low jitter for both inte-
ger and fractional frequencies across its operating range. The Si545 offers excellent
reliability and frequency stability as well as guaranteed aging performance. On-chip
power supply filtering provides industry-leading power supply noise rejection, simplify-
ing the task of generating low jitter clocks in noisy systems that use switched-mode
power supplies. Offered in industry-standard 3.2x5 mm and 5x7 mm footprints, the
Si545 has a dramatically simplified supply chain that enables Silicon Labs to ship cus-
tom frequency samples 1-2 weeks after receipt of order. Unlike a traditional XO,
where a different crystal is required for each output frequency, the Si545 uses one
simple crystal and a DSPLL IC-based approach to provide the desired output frequen-
cy. This process also guarantees 100% electrical testing of every device. The Si545 is
factory-configurable for a wide variety of user specifications, including frequency, out-
put format, and OE pin location/polarity. Specific configurations are factory-program-
med at time of shipment, eliminating the long lead times associated with custom oscil-
lators.
Pin Assignments
OE/NC
NC/OE
GND
VDD
CLK-
CLK+
KEY FEATURES
• Available with any frequency from 0.2
MHz to 1500 MHz
• Ultra low jitter: 80 fs Typ RMS
(12 kHz – 20 MHz)
• Excellent PSRR and supply noise
immunity: –80 dBc Typ
• 7 ppm stability option (–40 to 85 °C)
• 3.3 V, 2.5 V and 1.8 V V
DD
supply
operation from the same part number
• LVPECL, LVDS, CML, HCSL, CMOS,
and Dual CMOS output options
• 3.2×5, 5x7 mm package footprints
• Samples available with 1-2 week lead
times
APPLICATIONS
• 100G/200G/400G OTN, coherent optics
• 10G/40G/100G optical ethernet
• 3G-SDI/12G-SDI/24G-SDI broadcast
video
• Datacenter
• Test and measurement
• Clock and data recovery
• FPGA/ASIC clocking
1
2
3
(Top View)
6
5
4
Pin #
1, 2
3
4
5
6
Descriptions
Selectable via ordering option
OE = Output enable; NC = No connect
GND = Ground
CLK+ = Clock output
NVM
Fixed
Frequency
Crystal
Frequency
Flexible
DSPLL
DCO
Low
Noise
Driver
OSC
Digital
Phase
Detector
Phase Error
Cancellation
Phase Error
Fractional
Divider
Digital
Loop
Filter
Flexible
Formats,
1.8V – 3.3V
Operation
CLK- = Complementary clock output. Not used for CMOS.
VDD = Power supply
Control
Power Supply Regulation
Output Enable
(Pin Control)
Built-in Power Supply
Noise Rejection
silabs.com
| Building a more connected world.
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Rev. 1.0
How to simulate a counter with the same frequency as the main clock?
Solution:process (CLK) -- This method can be used to simulate a counter with the same frequency as the main clockbeginif (falling_edge(CLK)) thenSIGNAL_CLK_CNT(3 downto 1)end if;end process;SIGNAL_CLK...
eeleader FPGA/CPLD
Can the disk use a large number of micro disks to form an internal raid0 to improve the read and write performance?
Simply increasing the disk speed to improve read/write performance is not ideal, and the disk is prone to breakage and flying out if it rotates too fast, which may cause casualties. If micro disks are...
1200324 Embedded System
This is a very strange request, is it possible?
I have a very strange requirement - an STM32 external ferroelectric memory. The requirements are: preferably an SPI interface; preferably a 64Kb capacity; more than millions of erase and write times; ...
猫熊 Integrated technical exchanges
NXP introduces new plastic packaged RF power transistor
Cost-effective solutions for all RF applications Shanghai , China , June 3 , 2011 - NXP Semiconductors NV (NASDAQ: NXPI) today launched a full range of overmolded plastic (OMP) RF power devices with p...
恩智浦半导体 RF/Wirelessly
EEWORLD University ----TI High Precision Laboratory - Current Feedback Amplifier
TI Precision Labs - Current Feedback Op Amp : https://training.eeworld.com.cn/course/4107...
hi5 Talking
Can anyone help me analyze how the following two circuits work? I can't understand them.
There are many things I don't understand about the landline phone schematic. One is the European standard 60ma current limiting diagram, and the other is the hold circuit. How do they work? Especially...
clemon08 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1239  239  837  992  2136  25  5  17  20  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号