70P3599S166DRG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 70P3599S166DRG

70P3599S166DRG: DescriptionDual-Port SRAM, 128KX36, 12ns, PQFP208, 28 X 28 MM, 4.10 MM HEIGHT, PQFP-208; Categorystorage storage; File Size315KB，28 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

70P3599S166DRG Overview

Dual-Port SRAM, 128KX36, 12ns, PQFP208, 28 X 28 MM, 4.10 MM HEIGHT, PQFP-208

70P3599S166DRG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	FQFP,
Contacts	208
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	12 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	S-PQFP-G208
JESD-609 code	e3
length	28 mm
memory density	4718592 bit
Memory IC Type	DUAL-PORT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	208
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	FQFP
Package shape	SQUARE
Package form	FLATPACK, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	4.1 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	28 mm

Preview

Download Datasheet

View All

Features:

◆

HIGH-SPEED 1.8V

PRELIMINARY

256/128K x 36

IDT70P3519/99

SYNCHRONOUS

DUAL-PORT STATIC RAM

WITH 3.3V/2.5V/1.8V INTERFACE

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

Low Power

High-speed data access

– Commercial: 3.4 (200MHz)/3.6ns (166MHz)

– Industrial: 3.6ns (166MHz)

Selectable Pipelined or Flow-Through output mode

Dual chip enables allow for depth expansion without

additional logic

Full synchronous operation on both ports

– 5ns cycle time, 200MHz operation (14Gbps bandwidth)

– Fast 3.4ns clock to data out

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

– Data input, address, byte enable and control registers

– Self-timed write allows fast cycle time

◆

Counter enable and repeat features

Interrupt and Collision Detection Flags

Separate byte controls for multiplexed bus and bus

matching compatibility

Dual Cycle Deselect (DCD) for Pipelined Output Mode

1.8V (±100mV) power supply for core

LVTTL compatible,1.8V to 3.3V power supply for I/Os and

control signals on each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz

Available in a 256-pin Ball Grid Array (BGA), a 208-pin

Plastic Quad Flatpack (PQFP) and 208-pin fine pitch Ball

Grid Array (fpBGA)

Supports JTAG features compliant with IEEE 1149.1

Due to limited pin count JTAG is not supported on the 208-

pin PQFP package

Green parts available, see ordering information

Functional Block Diagram

FT/PIPE

1/0

0a 1a

0b 1b

0c 1c

0d 1d

1d 0d

1c 0c

1b 0b

1a 0a

1/0

FT/PIPE

R/W

1/0

B B

0 1

L L

B B B B

WWWW

2 3 3 2

L L R R

B B

1 0

R R

1/0

Dout0-8_L

Dout9-17_L

Dout18-26_L

Dout27-35_L

Dout0-8_R

Dout9-17_R

Dout18-26_R

Dout27-35_R

1d 0d 1c 0c 1b 0b 1a 0a

0a 1a 0b 1b 0c 1c 0d 1d

0/1

FT/PIPE

0/1

a bc d

dcba

256/128K x 36

MEMORY

ARRAY

I/O

- I/O

35 L

Din_L

Din_R

I/O

- I/O

35R

CLK

17L(1)

REPEAT

ADS

CNTEN

17R(

CLK

Counter/

Address

Reg.

ADDR_L

ADDR_R

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

TDI

TCK

T MS

T RST

0 L

CE1L

R /

INTERRUPT

COLLISION

DETECTION

LOGIC

0 R

CE1 R

JTAG

TDO

COL

INT

COL

INT

(2)

NOTES:

1. Address A

is a NC for the IDT70P3599.

+. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and the

sleep mode pins themselves (ZZx) are not affected during sleep mode.

CONTROL

LOGIC

(2)

7144 drw 01

JANUARY 2009

DSC 7144/2

70P3599S166DRG Related Products

	70P3599S166DRG	70P3519S166DRG
Description	Dual-Port SRAM, 128KX36, 12ns, PQFP208, 28 X 28 MM, 4.10 MM HEIGHT, PQFP-208	Dual-Port SRAM, 256KX36, 12ns, PQFP208, 28 X 28 MM, 4.10 MM HEIGHT, PQFP-208
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	QFP	QFP
package instruction	FQFP,	FQFP,
Contacts	208	208
Reach Compliance Code	compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A
Maximum access time	12 ns	12 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	S-PQFP-G208	S-PQFP-G208
JESD-609 code	e3	e3
length	28 mm	28 mm
memory density	4718592 bit	9437184 bit
Memory IC Type	DUAL-PORT SRAM	DUAL-PORT SRAM
memory width	36	36
Humidity sensitivity level	3	3
Number of functions	1	1
Number of terminals	208	208
word count	131072 words	262144 words
character code	128000	256000
Operating mode	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C
organize	128KX36	256KX36
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	FQFP	FQFP
Package shape	SQUARE	SQUARE
Package form	FLATPACK, FINE PITCH	FLATPACK, FINE PITCH
Parallel/Serial	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	260
Certification status	Not Qualified	Not Qualified
Maximum seat height	4.1 mm	4.1 mm
Maximum supply voltage (Vsup)	1.9 V	1.9 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	30	30
width	28 mm	28 mm

Recommended Resources

Photocell trigger control circuit

Mine dust removal delay photoelectric controller circuit

High-speed switch with clamping diode

blocking oscillator

Low-Drop 5V regulator circuit

The internal circuit of TDA7000 and its basic receiving circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components