datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> 86953BYI
PDF
Preview

86953BYI

Description
PLL Based Clock Driver, 5V Series, 7 True Output(s), 0 Inverted Output(s), PQFP32, MS-026BBA, LQFP-32
Categorylogic    logic   
File Size263KB，13 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

86953BYI Overview

PLL Based Clock Driver, 5V Series, 7 True Output(s), 0 Inverted Output(s), PQFP32, MS-026BBA, LQFP-32

86953BYI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionMS-026BBA, LQFP-32
Contacts32
Reach Compliance Codenot_compliant
ECCN codeEAR99
series5V
Input adjustmentMUX
JESD-30 codeS-PQFP-G32
JESD-609 codee0
length7 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times7
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Prop。Delay @ Nom-Sup7 ns
propagation delay (tpd)6 ns
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.075 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width7 mm
minfmax200 MHz

86953BYI Preview

Integrated
Circuit
Systems, Inc.
ICS86953I
L
OW
S
KEW
, 1-
TO
-9
D
IFFERENTIAL
-
TO
-LVCMOS / LVTTL Z
ERO
D
ELAY
B
UFFER
F
EATURES
• 9 single ended LVCMOS/LVTTL outputs;
(8) clocks, (1) feedback
• PCLK, nPCLK pair can accept the following differential
input levels: LVPECL, CML, SSTL
• Maximum output frequency: PLL Mode, 110MHz
• VCO range: 200MHz to 500MHz
• Output skew: 75ps (maximum)
• Cycle-to-cycle jitter: 50ps (maximum)
• Static phase offset: 90ps ± 110ps
• 3.3V supply voltage
G
ENERAL
D
ESCRIPTION
The ICS86953I is a low voltage, low skew 1-to-9
Differential-to-LVCMOS/LVTTL Clock Generator
HiPerClockS™
and a member of the HiPerClockS™ family of High
Performance Clock Solutions from ICS. The
PCLK, nPCLK pair can accept most standard dif-
ferential input levels. With output frequencies up to 110MHz,
the ICS86953I is targeted for high performance clock applica-
tions. Along with a fully integrated PLL, the ICS86953I contains
frequency configurable outputs and an external feedback input
for regenerating clocks with “zero delay”.
ICS
P
IN
A
SSIGNMENT
VCO_SEL
nBYPASS
PLL_SEL
GND
GND
V
DDO
QFB
Q0
• -40°C to 85°C ambient operating temperature
• Pin compatible to the MPC953
32 31 30 29 28 27 26 25
V
DDA
FB_CLK
nc
nc
nc
nc
GND
PCLK
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
nPCLK
MR/nOE
V
DDO
Q7
GND
Q6
V
DDO
Q5
24
23
22
Q1
V
DDO
Q2
GND
Q3
V
DDO
Q4
GND
ICS86953I
21
20
19
18
17
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y package
Top View
B
LOCK
D
IAGRAM
PCLK
nPCLK
FB_CLK
VCO_SEL
nBYPASS
MR/nOE
PLL_SEL
0
Phase
Detector
0
LPF
VCO
1
÷2
1
÷4
0
1
7
QFB
/
Q0:Q6
Q7
86953BYI
www.icst.com/products/hiperclocks.html
1
REV. B APRIL 23, 2004
Integrated
Circuit
Systems, Inc.
ICS86953I
L
OW
S
KEW
, 1-
TO
-9
D
IFFERENTIAL
-
TO
-LVCMOS / LVTTL Z
ERO
D
ELAY
B
UFFER
Type
Power
Input
Unused
Power
Input
Pullup
Description
Analog supply pin.
Feedback clock input. LVCMOS / LVTTL interface levels.
No connect.
Power supply ground.
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2
3, 4, 5, 6
7, 13, 17,
21, 25, 29
8
Name
V
DDA
FB_CLK
nc
GND
PCLK
Pullup
Non-inver ting differential clock input.
Pullup/
9
nPCLK
Input
Inver ting differential clock input. Internally biased to V
DDO
/2.
Pulldown
Active High Master Reset. Active Low Output Enable.
When logic HIGH, the internal dividers are reset and the
10
MR/nOE
Input
Pulldown outputs are tri-stated (HiZ). When logic LOW, the internal
dividers and the outputs are enabled.
LVCMOS / LVTTL interface levels.
Power
Output supply pins.
11, 15, 19, 23, 27
V
DDO
Clock outputs. LVCMOS / LVTTL interface levels.
12, 14, 16, 18,
Q7, Q6, Q5, Q4,
Output
14
Ω
typical output impedance.
20, 22, 24, 26
Q3, Q2, Q1, Q0
Feedback clock output. LVCMOS / LVTTL interface levels.
28
QFB
Output
14
Ω
typical output impedance.
Selects VCO when HIGH. When LOW, selects PCLK,
30
P LL_S E L
Input
Pullup
nPCLK. LVCMOS / LVTTL interface levels.
31
nBYPASS
Input
Pullup
Selects PLL when HIGH. When LOW, in Bypass mode.
Selects VCO ÷2 when HIGH. Selects VCO ÷1 when LOW.
32
VCO_SEL
Input
Pullup
LVCMOS / LVTTL interface levels.
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
C
P D
R
OUT
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Power Dissipation Capacitance (per output)
Output Impedance
V
DDA
, V
DDO
= 3.465V
5
Test Conditions
Minimum Typical
4
51
51
7
14
12
Maximum
Units
pF
KΩ
KΩ
pF
Ω
T
ABLE
3A. O
UTPUT
C
ONTROL
P
IN
F
UNCTION
T
ABLE
Input
MR/nOE
1
0
Outputs
QFB, Q0:Q7
HiZ
Enabled
T
ABLE
3B. P
ROGRAMMABLE
O
UTPUT
F
REQUENCY
F
UNCTION
T
ABLE
Inputs
Bypass
0
1
1
1
1
86953BYI
PLL_SEL
X
0
0
1
1
VCO_SEL
X
0
1
0
1
Operation
Test Mode: PLL and divider bypass
Test Mode: PLL bypass
Test Mode: PLL bypass
PLL Mode
PLL Mode
Outputs
QFB, Q0:Q7
CLK
CLK/4
CLK/8
VCO/4
VCO/8
REV. B APRIL 23, 2004
www.icst.com/products/hiperclocks.html
2
Integrated
Circuit
Systems, Inc.
ICS86953I
L
OW
S
KEW
, 1-
TO
-9
D
IFFERENTIAL
-
TO
-LVCMOS / LVTTL Z
ERO
D
ELAY
B
UFFER
4.6V
-0.5V to V
DDA
+ 0.5 V
-0.5V to V
DDO
+ 0.5V
47.9°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics
or
AC Character-
istics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
Inputs, V
I
Outputs, V
O
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DDA
= V
DDO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
V
DDA
V
DDO
I
DDA
I
DDO
Parameter
Analog Supply Voltage
Output Supply Voltage
Analog Supply Current
Output Supply Current
Test Conditions
Minimum
3.135
3.135
Typical
3.3
3.3
Maximum
3.465
3.465
20
75
Units
V
V
mA
mA
T
ABLE
4B. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DDA
= V
DDO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
V
IH
Parameter
Input
High Voltage
Input
Low Voltage
Input Current
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
I
OH
= -20mA
I
OL
= 20mA
V
DD
- 0.6
0.6
VCO_SEL, nBYPASS,
PLL_SEL, MR/nOE
FB_CLK
VCO_SEL, nBYPASS,
PLL_SEL, MR/nOE
FB_CLK
Test Conditions
Minimum
2
2
-0.3
-0.3
Typical
Maximum
V
DD
+ 0.3
V
DD
+ 0.3
0.8
1.3
±120
Units
V
V
V
V
µA
V
V
V
IL
I
IN
V
OH
V
OL
NOTE: Outputs terminated with 50
Ω
to V
DDO
/2. See Parameter Measurement section, "3.3V Output Load Test Circuit".
T
ABLE
4C. LVPECL DC C
HARACTERISTICS
,
V
DDA
= V
DDO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
I
IN
V
PP
Parameter
Input Current
Peak-to-Peak Input Voltage
0.15
Test Conditions
Minimum
Typical
Maximum
±120
1.3
V
DD
- 0.85
Units
µA
V
V
Common Mode Input Voltage; NOTE 1, 2
GND + 0.5
V
CMR
NOTE 1: Common mode voltage is defined as V
IH
.
NOTE 2: For single ended applications
,
the maximum input voltage for PCLK, nPCLK is V
DD
+ 0.3V.
86953BYI
www.icst.com/products/hiperclocks.html
3
REV. B APRIL 23, 2004
Integrated
Circuit
Systems, Inc.
ICS86953I
L
OW
S
KEW
, 1-
TO
-9
D
IFFERENTIAL
-
TO
-LVCMOS / LVTTL Z
ERO
D
ELAY
B
UFFER
Test Conditions
Minimum
Typical
Maximum
110
Units
MHz
T
ABLE
5. PLL I
NPUT
R
EFERENCE
C
HARACTERISTICS
,
V
DDA
= V
DDO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
f
REF
Parameter
Input Reference Frequency
T
ABLE
6. AC C
HARACTERISTICS
,
V
DDA
= V
DDO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
f
MAX
t
PD
Parameter
PLL Mode
Output Frequency
Propagation Delay;
NOTE 1
PLL Mode
Bypass Mode
PCLK, nPCLK
Measured on rising edge
at V
DD
/2
-20
0.8V to 2.0V
0.8V to 2.0V
0.1
0.1
45
50
90
2
Test Conditions
VCO_SEL = 1
VCO_SEL = 0
Minimum
25
50
Typical
Maximum
62.5
110
200
6
75
50
200
1.0
1.0
55
10
6
Units
MHz
MHz
MHz
ns
ps
ps
ps
ns
ns
%
ms
ns
ns
t
sk(o)
t
jitter(cc)
t(Ø)
t
R
t
F
odc
t
LOCK
t
EN
Output Skew; NOTE 2, 4
Cycle-to-Cycle Jitter; NOTE 5
Static Phase Offset; NOTE 3, 5
Output Rise Time
Output Fall Time
Output Duty Cycle
PLL Lock Time
Output Enable Time; NOTE 4
Output Disable Time; NOTE 4
7
t
DIS
NOTE: Termination of 50
Ω
to V
DD
/2.
NOTE 1: Measured from the differential input crossing point to V
DDO
/2 of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at V
DDO
/2.
NOTE 3: Defined as the time difference between the input reference clock and the average feedback input signal
when the PLL is locked and the input reference frequency is stable.
NOTE 4: These parameters are guaranteed by characterization. Not tested in production.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
86953BYI
www.icst.com/products/hiperclocks.html
4
REV. B APRIL 23, 2004
Integrated
Circuit
Systems, Inc.
ICS86953I
L
OW
S
KEW
, 1-
TO
-9
D
IFFERENTIAL
-
TO
-LVCMOS / LVTTL Z
ERO
D
ELAY
B
UFFER
P
ARAMETER
M
EASUREMENT
I
NFORMATION
1.65V±5%
V
DD
V
DDA
,
V
DDO
SCOPE
nPCLK
Qx
V
PP
LVCMOS
GND
Cross Points
V
CMR
PCLK
GND
-1.165V±5%
3.3V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
V
DDO
D
IFFERENTIAL
I
NPUT
L
EVEL
V
DDO
V
DDO
V
Q0:Q7,
QFB
➤
Clock
Outputs
2
2
2
DDO
Qx
2
t
cycle
n
➤
t
jit(cc) =
t
cycle n –
t
cycle n+1
1000 Cycles
C
YCLE
-
TO
-C
YCLE
J
ITTER
2V
0.8V
t
R
O
UTPUT
R
ISE
/F
ALL
T
IME
Q0:Q7, QFB
Pulse Width
t
➤
t
(Ø)
odc =
t
PW
t
PERIOD
tjit(Ø)
=
t
(Ø) —
t
(Ø)
mean
= Phase Jitter
t
(Ø)
mean
= Static Phase Offset
(where
t
(Ø) is any random sample, and
t
(Ø)
mean
is the average
of the sampled cycles measured on controlled edges)
O
UTPUT
D
UTY
C
YCLE
/P
ULSE
W
IDTH
/P
ERIOD
86953BYI
P
HASE
J
ITTER
& S
TATIC
P
HASE
O
FFSET
REV. B APRIL 23, 2004
www.icst.com/products/hiperclocks.html
5
➤
PERIOD
➤
V
DDO
t
cycle n+1
➤
V
DDO
Qy
2
t
sk(o)
O
UTPUT
S
KEW
nPCLK
2V
PCLK
0.8V
t
F
Q0:Q7, QFB
V
DDO
2
t
PD
P
ROPAGATION
D
ELAY
nPCLK
PCLK
2
V
OH
V
OL
V
OH
V
DDO
FB_CLK
V
OL
2
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

86953BYI Related Products

86953BYI 86953BYIT
Description PLL Based Clock Driver, 5V Series, 7 True Output(s), 0 Inverted Output(s), PQFP32, MS-026BBA, LQFP-32 PLL Based Clock Driver, 5V Series, 7 True Output(s), 0 Inverted Output(s), PQFP32, MS-026BBA, LQFP-32
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP QFP
package instruction MS-026BBA, LQFP-32 MS-026BBA, LQFP-32
Contacts 32 32
Reach Compliance Code not_compliant not_compliant
ECCN code EAR99 EAR99
series 5V 5V
Input adjustment MUX MUX
JESD-30 code S-PQFP-G32 S-PQFP-G32
JESD-609 code e0 e0
length 7 mm 7 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 32 32
Actual output times 7 7
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP
Encapsulate equivalent code QFP32,.35SQ,32 QFP32,.35SQ,32
Package shape SQUARE SQUARE
Package form FLATPACK FLATPACK
Peak Reflow Temperature (Celsius) 240 240
power supply 3.3 V 3.3 V
Prop。Delay @ Nom-Sup 7 ns 7 ns
propagation delay (tpd) 6 ns 6 ns
Certification status Not Qualified Not Qualified
Same Edge Skew-Max（tskwd） 0.075 ns 0.075 ns
Maximum seat height 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 3.465 V 3.465 V
Minimum supply voltage (Vsup) 3.135 V 3.135 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 20 20
width 7 mm 7 mm
minfmax 200 MHz 200 MHz

Recommended Resources

Parallel switching power supply for televisions (a)

Digital display lantern control circuit

Power failure storage protection

Wanbao YP5-5AZ automatic range hood circuit diagram

Electronic automatic balance recorder signal generator circuit

lkHz low distortion oscillator circuit

【TI mmWave Radar Evaluation】+Configuration File Test (Part 2)
Continuing from the previous post: adcbufCfg 0 1 0 1 //ADC cache configuration The document describes that the first parameter configuration is 0, does not support IWR144, only supports 16, the second...
29447945 TI Technology Forum
When writing a program with CCS5, G2231 displays "program will not fit into available memory". What should I do?
How to solve the problem?...
小C Microcontroller MCU
How to use quartusII and modulsim joint simulation
I just started using Verilog and I feel confused?! Is there any tutorial on how to use modulsim for simulation? I am using quartusII to write some small modules recently, but I don't know how to use t...
奔跑的蜗牛 FPGA/CPLD
Who knows hardware flow control, help me!
I have been struggling for two weeks. I have realized 485 communication on the STM32 board, but it is very annoying to have to control the direction all the time. I saw that there is a method of hardw...
霜天 stm32/stm8
[AT-START-F425 Review] + Get MCU 96-bit unique ID, FLASH size
1. About electronic signature The electronic signature of the device contains storage capacity information and a 96-bit unique device ID. It is stored in the information module of the on-chip flash me...
freeelectron Domestic Chip Exchange
【MicroPython】Play around a bit, so now
It seems that this is my first post in the forum:pleased:, haha, it was confirmed on Friday, and it cannot be delivered on Saturday and Sunday. I received it this morning. Because my company is engage...
ninthcode MicroPython Open Source section
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. ICS932S200YGLF-T
  2. MB2411E2A17-FA
  3. P0705K4171WGT
  4. PHT0805Y2773BNTB
  5. PSF2012542R0AEEK
  6. CRCW12064223FB02
  7. 0402G102B500SW-A
  8. SS8A-03-12K1-B
  9. A1501WVA-S-2x14P-GN
  10. ST2010D45K9D50
  11. 610-203S-060
  12. SWPA8040S180MT

Popular Articles

  1. Initialize the off-chip RAM to allow the program to have more memory space
  2. A multifunctional calculator based on 51 single-chip microcomputer, supporting binary and octet decimal negative number calculation
  3. OPPO released its first self-developed chip
  4. Saifang Technology releases and open-sources the Yocto-based Fang Tianshu Linux SDK
  5. iQOO Neo5S/Neo5 SE released with Snapdragon 888 configuration starting at only 2,699 yuan
  6. Intel OpenVINO™ brings a new development experience to AI developers
  7. Surpass Yourself, Pursue Global Dreams | RT-Thread Developer Conference Concludes Successfully!
  8. A method to realize dual system booting on ARM development board
  9. AsiaInfo Electronics Launches Latest EtherCAT to IO-Link Gateway Solution
  10. Ming-Chi Kuo predicts Apple's second-generation AirPods Pro will have a new look, lossless audio

Technical ResourceMore

  1. led8×8 scrolling display PROTEUS
  2. Electronic Design 1000 Cases Textbook
  3. Simple Interfacing of High-Performance iMEMS Analog Microphones to SigmaDSP Audio Codecs
  4. Steps to train embedded software engineers
  5. Mentor Integrated System Design Solution
  6. Audio coding knowledge and technical parameters
  7. TCL 2101 (24C04) memory data
  8. Fluorescent lamp circuit and power factor improvement
  9. Research on Intelligent Excitation System of Brushless Synchronous Motor
  10. First-Order Circuit Analysis

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 769  1543  937  2899  2824  16  32  19  59  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号