3D3215Z-60 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3215Z-60

3D3215Z-60: Description300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit; Categorylogic logic; File Size128KB，4 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric View All

3D3215Z-60 Overview

300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit

3D3215Z-60 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Delay Devices
Parts packaging code	SOIC
package instruction	SOP, SOP8,.25
Contacts	8
Reach Compliance Code	compliant
Input frequency maximum value (fmax)	1.11 MHz
JESD-30 code	R-PDSO-G8
length	4.88 mm
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Maximum supply current (ICC)	2 mA
programmable delay line	NO
Prop。Delay @ Nom-Sup	300 ns
Certification status	Not Qualified
Maximum seat height	1.82 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	300 ns
width	3.91 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D3215

MONOLITHIC 5-TAP 3.3V

FIXED DELAY LINE

(SERIES 3D3215)

FEATURES

•

All-silicon, low-power 3.3V CMOS technology

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

1.5ns through 300ns

Total delay tolerance:

2% or 0.5ns (3.3V, 25C)

Temperature stability:

±1%

typical (0C-70C)

Vdd stability:

±1%

typical (3.0V-3.6V)

Static Idd:

1.3ma typical

Minimum input pulse width:

25% of total delay

GND

PACKAGES

VDD

GND

VDD

3D3215Z-xx

SOIC (150 Mil)

3D3215M-xx

DIP (300 Mil)

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3215 5-Tap Delay Line product family consists of fixed-delay

3.3V CMOS integrated circuits. Each package contains a single delay

line, tapped and buffered at 5 points spaced uniformly in time. Tap-to-

tap (incremental) delay values can range from 1.5ns through 60ns. The

input is reproduced at the outputs without inversion, shifted in time as

per the user-specified dash number. The 3D3215 is 3.3V CMOS-

compatible and features both rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VDD

GND

N/C

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+3.3 Volts

Ground

No Connection

The all-CMOS 3D3215 integrated circuit has been designed as a

reliable, economic alternative to hybrid fixed delay lines. It is offered in

a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

DASH #

3D3215Z-xx

3D3215M-xx

-1.5

-2

-2.5

-3

-4

-5

-6

-8

-10

-12

-15

-20

-25

-30

-40

-50

-60

DELAY SPECIFICATIONS

TOTAL

TAP-TAP

DELAY (ns)

6.0

0.5*

1.5

0.7

8.0

0.5*

2.0

0.8

10.0

0.5*

2.5

1.0

12.0

0.5*

3.0

1.3

16.0

0.5*

4.0

1.3

20.0

0.5*

5.0

1.4

24.0

0.5*

6.0

1.4

40.0

0.8

8.0

1.4

50.0

1.0

10.0

1.5

60.0

1.2

12.0

1.5

75.0

1.5

15.0

1.5

100

2.0

20.0

2.0

125

2.5

25.0

2.5

150

3.0

30.0

3.0

200

4.0

40.0

4.0

250

5.0

50.0

5.0

300

6.0

60.0

6.0

INPUT RESTRICTIONS

RECOMMENDED

ABSOLUTE

Max Freq

Min P.W.

Max Freq

Min P.W.

23.8 MHz

21.0 ns

83.3 MHz

6.00 ns

20.8 MHz

24.0 ns

83.3 MHz

6.00 ns

18.5 MHz

27.0 ns

66.7 MHz

7.50 ns

16.7 MHz

30.0 ns

55.6 MHz

9.00 ns

13.9 MHz

36.0 ns

50.0 MHz

10.00 ns

11.9 MHz

42.0 ns

40.0 MHz

12.50 ns

10.4 MHz

48.0 ns

55.6 MHz

9.00 ns

8.33 MHz

60.0 ns

41.7 MHz

12.00 ns

6.67 MHz

75.0 ns

40.0 MHz

12.50 ns

5.56 MHz

90.0 ns

33.3 MHz

15.00 ns

4.42 MHz

113 ns

26.7 MHz

18.75 ns

3.33 MHz

150 ns

20.0 MHz

25.00 ns

2.66 MHz

188 ns

16.0 MHz

31.25 ns

2.22 MHz

225 ns

13.3 MHz

37.50 ns

1.67 MHz

300 ns

10.0 MHz

50.00 ns

1.33 MHz

375 ns

8.0 MHz

62.50 ns

1.11 MHz

450 ns

6.7 MHz

75.00 ns

* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns

1.5ns

NOTE: Any dash number between 1.5 and 60 not shown is also available as standard

2001

Data Delay Devices

Doc #01014

12/3/01

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Long interval RC timer

Energy-saving motorcycle rectifier regulator circuit diagram

Half o'clock chime circuit d

FSK generator

555 electronic beatbox audio circuit

TXDl742 continuously adjusted fully automatic AC voltage regulator circuit

Precision Operational Amplifier Guide: ...; dontium Analogue and Mixed Signal

[Uncle T's Library] PWM Control and Driver Usage Guide and Application Circuit: [i=s]This post was last edited by tyw on 2015-12-16 14:09[/i] {:1_130:}{:1_130:}{:1_130:}[size=2]Forum friends who want to learn PWM control, please have a look~~Here are some good PWM learning materi...; tyw Download Centre

Please help me, experts who have studied intrusion detection: My graduation project is to build an intrusion detection system, but I have no information. Please recommend some books or websites. If anyone has the source code, I will be very grateful! My email ad...; jeans703 Embedded System

I would like to ask a question about hardware resources!: Regarding the hardware resources of the serial port, it has an input/output range of 03F8-03FF, but the book seems to only say that the serial port chip 8251A has only two bytes, which are the command...; FZHIJIAN Embedded System

When synthesizing in ISE14.6, a warning appears on the clock input prompting that this BUFG needs to be declared explicitedly: I am using the XILINX XC9500XL-144 chip and configured pin p30 as the clock input. During synthesis, a waring appeared: Cpld - Inferring BUFG constraint for signal 'iGCK1' based upon the LOC constrain...; manyou11 FPGA/CPLD

Dickson structure of RFID literature: The founder of all current UHF RFID mainstream rectifier structures, Dickson wrote it, so it is also called Dickson structure. If you want to understand the advantages and disadvantages of this struct...; 七月七日晴 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components