In FPGA design, addition, subtraction, and multiplication are described using Verilog HDL language. It is very simple, directly +, -, *, without any doubt, but the bit width of the signal in the calcu...
[size=2]I have played with Ansys software for a few days and found it quite interesting and helpful. Judging from the online charges, it is also good for commercial use. In the following articles, I w...
[i=s] This post was last edited by ligongxiaobie on 2014-10-31 10:35 [/i] [color=#ff0000] Now a new phenomenon has appeared. A board can be programmed using JTAG. CONF_DONE is also set high, and the n...
Hello everyone, when I modify the route binding program, it always shows "Match Desc Req", "Non Matched", and no match is found. Can you provide me with some advice?...
【JDPCB】Qisda is introducing smart factories in phases. Chairman Chen Qihong said yesterday (25th) that through high automation, order delivery can be accelerated. The current benefits have reached a...[Details]
In our common sense, the word technology often has two definitions. The first is the technology sealed in the laboratory. They are like flowers on the mountain top. Only a few people on the mountai...[Details]
In the
AI
boom, the most talked about is
neural network
. However,
AI
is much more than that. Let's learn about the relevant content with the network communication editor.
...[Details]
1. Purpose In actual product release, if the program stored in the MCU Flash is not protected, some illegal companies may read the program in the Flash through an emulator (J-Link, ST-Link, e...[Details]
I recently upgraded MDK to V5.25 and found that there are many libraries in the Managing Run-Time Environment. Compared with the past, it is much better, from the bottom-level driver to the upper-le...[Details]
Recently, the US embargo on ZTE has attracted much attention. Let's take a look at the relevant content with the automotive electronics editor. On April 16, local time, the U.S. Department of Co...[Details]
Regarding the PHY construction of LWIP, the PHY chip used is LAN8720A, RMII mode. Regarding the hardware connection part, the Atomic board F407 is used, and the hardware connection is as follows: ...[Details]
Nowadays, everyone is saying that "technology is people-oriented". The essence of the development of technology is to serve the improvement of the quality of life of human beings. Automated driving...[Details]
In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
As the weather gets colder, the way the north and south spend the winter has become a hot topic and people talk about it. Although the north is particularly cold, because there is heating, it can s...[Details]
Independent watchdog (IWDG) and low power mode are often used in STM32 development. The watchdog is to detect and solve faults caused by software errors, and the low power mode is to enter sleep mode...[Details]
The photovoltaic industry has become a new business card for China to the world. It not only represents China's leading technology, but also constantly breaks various records with its development spee...[Details]
A crystal oscillator can be electrically equivalent to a two-terminal network consisting of a capacitor and a resistor in parallel and a capacitor in series. In electrical engineering, this network h...[Details]
1. Function and purpose There are two pins BOOT0 and BOOT1 on each STM32 chip. The level status of these two pins when the chip is reset determines which area the program starts from after th...[Details]
The storage media corresponding to the three boot modes of STM32 are built-in to the chip, they are: 1. User Flash = Flash built into the chip 2.SRAM = RAM area built into the chip, which is the m...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
