EEWORLDEEWORLDEEWORLD

Part Number

Search

TS87C51RB2-VLER

Description
Microcontroller, 8-Bit, OTPROM, 40MHz, CMOS, PQFP44, 1.40 MM HEIGHT, VQFP-44
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size903KB,74 Pages
ManufacturerAtmel (Microchip)
Environmental Compliance  
Download Datasheet Parametric View All

TS87C51RB2-VLER Overview

Microcontroller, 8-Bit, OTPROM, 40MHz, CMOS, PQFP44, 1.40 MM HEIGHT, VQFP-44

TS87C51RB2-VLER Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAtmel (Microchip)
Parts packaging codeQFP
package instructionLQFP,
Contacts44
Reach Compliance Codecompliant
ECCN code3A991.A.2
Has ADCNO
Address bus width16
bit size8
maximum clock frequency40 MHz
DAC channelNO
DMA channelNO
External data bus width8
JESD-30 codeS-PQFP-G44
JESD-609 codee3
length10 mm
Number of I/O lines32
Number of terminals44
Maximum operating temperature70 °C
Minimum operating temperature
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
ROM programmabilityOTPROM
Maximum seat height1.6 mm
speed40 MHz
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width10 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
High Performance 8-bit Microcontrollers
1. Description
Atmel Wireless & Microcontrollers TS80C51Rx2 is high
performance CMOS ROM, OTP, EPROM and ROMless
versions of the 80C51 CMOS single chip 8-bit
microcontroller.
The TS80C51Rx2 retains all features of the 80C51 with
extended ROM/EPROM capacity (16/32/64 Kbytes), 256
bytes of internal RAM, a 7-source , 4-level interrupt
system, an on-chip oscilator and three timer/counters.
In addition, the TS80C51Rx2 has a Programmable
Counter Array, an XRAM of 256 or 768 bytes, a
Hardware Watchdog Timer, a more versatile serial
channel that facilitates multiprocessor communication
(EUART) and a X2 speed improvement mechanism.
The fully static design of the TS80C51Rx2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The TS80C51Rx2 has 2 software-selectable modes of
reduced activity for further reduction in power
consumption. In the idle mode the CPU is frozen while
the timers, the serial port and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
2. Features
80C52 Compatible
8051 pin and instruction compatible
Four 8-bit I/O ports
Three 16-bit timer/counters
256 bytes scratchpad RAM
High-Speed Architecture
40 MHz @ 5V, 30MHz @ 3V
X2 Speed Improvement capability (6 clocks/
machine cycle)
30 MHz @ 5V, 20 MHz @ 3V (Equivalent to
60 MHz @ 5V, 40 MHz @ 3V)
Dual Data Pointer
Hardware Watchdog Timer (One-time enabled with
Reset-Out)
2 extra 8-bit I/O ports available on RD2 with high
pin count packages
Asynchronous port reset
Interrupt Structure with
7 Interrupt sources,
4 level priority interrupt system
Full duplex Enhanced UART
Framing error detection
Automatic address recognition
Low EMI (inhibit ALE)
On-chip ROM/EPROM (16K-bytes, 32K-bytes, 64K-
bytes)
Power Control modes
Idle mode
Power-down mode
Power-off Flag
Once mode (On-chip Emulation)
On-chip eXpanded RAM (XRAM) (256 or 768 bytes)
Programmable Clock Out and Up/Down Timer/
Counter 2
Programmable Counter Array with
High Speed Output,
Compare / Capture,
Pulse Width Modulator,
Watchdog Timer Capabilities
Power supply: 4.5-5V, 2.7-5.5V
Temperature ranges: Commercial (0 to 70
o
C) and
Industrial (-40 to 85
o
C)
Packages: PDIL40, PLCC44, VQFP44 1.4, CQPJ44
(window), CDIL40 (window), PLCC68, VQFP64
1.4, JLCC68 (window)
Rev. C - 06 March, 2001
1
Altera IP Core User Manual
Altera IP Core User Manual...
雷北城 FPGA/CPLD
Power Design
[i=s]This post was last edited by paulhyde on 2014-9-15 03:58[/i] Power Supply Design...
hhm4468939 Electronics Design Contest
LAUNCHXL-F28027 - C2000 Piccolo LaunchPad has been received!
It takes about 1 week from ordering to receiving the goods...
蓝雨夜 Microcontroller MCU
Complain
I want to complain a little bit. I got criticized again today. I don't know when the four teams, A, B, C, and D, in my current process started to blame each other and shirk responsibility. I don't kno...
DIAG Talking about work
LDD3 Makefile question
[i=s]This post was last edited by vip-weiwei on 2014-3-25 15:26[/i] Why does DEBUG = y seem to not work? I have to add #define SCULL_DEBUG to compile the debug code. What's going on? Thank you! DEBUG ...
vip-weiwei Linux and Android
The system is WINCE NET 5.0CORE. I cannot reply to previous posts, so I will post again to ask!
The system is WINCE NET 5.0CORE. I asked before, but no one could help. Now I ask, can this function be realized? I think the files I copied to the SD card on the navigation system cannot be copied by...
bonxun Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1491  2341  2  2261  2212  31  48  1  46  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号