Standard Products
UT54ACTQ16374
RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and
Three-State Outputs
Datasheet
May 16, 2012
www.aeroflex.com/radhard
FEATURES
16 non-inverting D flip-flops with three-state outputs
Guaranteed simultaneously switching noise level and dy-
namic threshold performance
Buffered positive edge-triggered clock
Separate control logic for each byte
Guaranteed pin-to-pin output skew
0.6m Commercial RadHard
TM
CMOS
- Total dose: 100K rad(Si)
- Single Event Latchup immune
- SEU Onset LET >95 MeV -cm
2
/mg
High speed, low power consumption
Output source/sink 24mA
Standard Microcircuit Drawing 5962-06245
- QML compliant part
Package:
- 48-lead flatpack, 25 mil pitch (.390 x .640)
DESCRIPTION
The 16-bit wide UT54ACTQ16374 D flip-flop is built using
Aeroflex’s Commercial RadHard
TM
epitaxial CMOS technolo-
gy and is ideal for space applications. This high-speed, low pow-
er UT54ACTQ16374 D flip-flop is designed for bus oriented
applications. A buffered clock (CP) and Output Enable (OE) are
common to each byte and can be shorted together for full 16-bit
operation. The UT54ACTQ16374 are particularly suitable for
implementing buffer registers, I/O ports, bidirectional bus driv-
ers and working registers. Each flip-flop will store the state of
their indivdual D inputs (In) that meet the setup and hold re-
quirements on the low-to-high clock (CPn) transition. With the
Output Enable (OEn) low, the contents of the flip-flops are avail-
able at the output. When OEn is high, the outputs go to high
impedance state. Operation of OEn input does not affect the state
of the D flip-flops.
PIN DESCRIPTION
Pin Names
OEn
CPn
I0-I15
O0-O15
Description
Output Enable Input (Active Low)
Clock Pulse Input
Inputs
Outputs
LOGIC SYMBOL
OE1
(1)
EN2
C1
EN4
C3
(2)
1D
2
(3)
(5)
(6)
(8)
(9)
(11)
(12)
(13)
(14)
(16)
(17)
(19)
CP1 (48)
OE2 (24)
CP2 (25)
I0
I1
I2
(47)
(46)
(44)
O0
O1
O2
O3
O4
O5
O6
O7
O8
O9
O10
O11
(43)
I3
(41)
I4
(40)
I5
(38)
I6
(37)
I7
(36)
I8
(35)
I9
(33)
I10
(32)
I11
(30)
I12
(29)
I13
(27)
I14
(26)
I15
3D
4
O12
(20)
O13
(22)
O14
(23)
O15
1
RADIATION HARDNESS SPECIFICATIONS
1
PARAMETER
Total Dose
SEL Immune
SEU Onset LET
Neutron Fluence
2
LIMIT
1.0E5
>108
>95
1.0E14
UNITS
rad(Si)
MeV-cm
2
/mg
MeV-cm
2
/mg
n/cm
2
Notes:
1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Not tested, inherent of CMOS technology.
ABSOLUTE MAXIMUM RATINGS
1
SYMBOL
V
I/O
V
DD
T
STG
T
J
JC
I
I
P
D
PARAMETER
Voltage any pin during operation
Supply voltage
Storage Temperature range
Maximum junction temperature
Thermal resistance junction to case
DC input current
Maximum power dissipation
LIMIT (Mil only)
-.3 to V
DD
+.3
-0.3 to 6.0
-65 to +150
+175
20
10
310
UNITS
V
V
C
C
C/W
mA
mW
Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at
these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended
periods may affect device reliability and performance.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
V
IN
T
C
t
INRISE
t
INFALL
PARAMETER
Supply voltage
Input voltage any pin
Temperature range
Maximum input rise or fall time
(V
IN
transitioning between V
IL
(max) and V
IH
(min))
LIMIT
4.5 to 5.5
0 to V
DD
-55 to + 125
20
UNITS
V
V
C
ns
5
stm32/stm8
京公网安备 11010802033920号
EEWORLD
