UT54ACS74-UVCR datasheet, PDF - EEWORLD Datasheet

UT54ACS74-UVCR: DescriptionD Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDFP14, FP-14; Categorylogic logic; File Size269KB，7 Pages; ManufacturerCobham PLC

Download Datasheet Parametric View All

UT54ACS74-UVCR Overview

D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDFP14, FP-14

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Cobham PLC
package instruction	FP-14
Reach Compliance Code	unknown
series	AC
JESD-30 code	R-CDFP-F14
JESD-609 code	e0
length	9.525 mm
Logic integrated circuit type	D FLIP-FLOP
MaximumI(ol)	0.0001 A
Number of digits	1
Number of functions	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Prop。Delay @ Nom-Sup	21 ns
propagation delay (tpd)	21 ns
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum seat height	2.921 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	100k Rad(Si) V
Trigger type	POSITIVE EDGE
width	6.2865 mm
minfmax	71 MHz

What data does uip_input() process?: What data does uip_input() process? Is it frame data? Or IP datagram? When the underlying driver sends or receives data to uip_buf, is it frame data? Or IP datagram? ... Where are the frame header and...; wzp2007 Microcontroller MCU

TMS320C66x dual loop and multiple loop optimization summary: [size=4][color=#000000]Double loops and multiple loops may seem complicated, but in fact, the optimization method for multiple loops is relatively simple. It all depends on one word: "split". Once thi...; Aguilera DSP and ARM Processors

How to achieve 10 times frequency in FPGA: In virtex-5, the minimum input frequency of DCM is 32M, but how to achieve a frequency multiplication of 10M to 100M?...; eeleader FPGA/CPLD

Has anyone implemented the hive registry under wince6.0?: In my wince6 compilation environment, I found that the HIVE BOOT SECTION tag exists in both platform.reg and common.reg, and both have the same content, as follows [code] "SystemHive"="\\NandFlash\\sy...; xbj0627 Embedded System

Friends who have the EKK-LM4F232 development board can give it a try!: For example, the factory-provided Then touch the PWR EN via (above the via of PM6 pin) with your hand and see what the result is!...; 蓝雨夜 Microcontroller MCU

If you were an interviewer, what would you care most about in a R&D staff?: [i=s]This post was last edited by Feihong Haojie on 2016-8-16 14:39[/i] [size=4]I just got my first full month's salary, a four-digit number starting with 2...I can't bear to look at it, so I come her...; 飞鸿浩劫 Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components