550CE051M840DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 550CE051M840DGR

550CE051M840DGR: DescriptionCMOS Output Clock Oscillator, 51.84MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size231KB，14 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550CE051M840DGR Overview

CMOS Output Clock Oscillator, 51.84MHz Nom, ROHS COMPLIANT PACKAGE-6

550CE051M840DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	25 ppm
frequency stability	20%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	51.84 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(VCXO)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 to 945 MHz

and selected frequencies to

1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 8.

Applications

SONET/SDH

xDSL

10 GbE LAN/WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXOs, where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC-based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory-configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating the long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.6 6/07

Si550

Recommended Resources

Circuit to prevent motor from running without load

Circuit diagram to eliminate circulating current

Transformerless switching power supply circuit diagram

Plug-in remote telephone ringer circuit diagram

Parallel fully automatic pulse charger

Remote alarm grating circuit

【TI original】Hands-on programming on EK-LM3S811-ND: In the post "Start running the EK-LM3S811-ND sample program", we experienced how to use the demonstration project in the CD that comes with EK-LM3S811-ND in the Keil MDK environment. Just looking at t...; iammt Microcontroller MCU

Help: A simple PCB drawing problem: I am drawing a schematic diagram of a chip, but I don't know how to modify the font size. Also, when drawing the PCB package, I don't know how to set the distance between pads! Please help me! !...; 求学的心 PCB Design

EB-SAM9G45 Development Board: [table=98%] [tr][td]EB-SAM9G45 (formerly known as EM-SAM9G45) development board is a new full-featured evaluation board based on ATMEL's AT91SAM9G45 processor (ARM926EJ-S core) launched by Embest. The...; ssdz568 Buy&Sell

I'm confused! Please help me!: I am a sophomore now, studying electrical information. I signed up for a microcontroller training course outside the school, which costs 1,800 yuan! I am a little confused now. Other students play gam...; 8fu8 51mcu

Exploration of losses in various parts of switching power supply: [p=null, 0, left][color=rgb(62, 62, 62)][font=-apple-system-font, BlinkMacSystemFont, "][b]Overview[/b][/font][/color][/p][p=null, 0, left][color=rgb(62, 62, 62)][font=-apple-system-font, BlinkMacSyst...; 木犯001号 Power technology

TIM2, using timing mode, cannot enter interrupt: TIM2 input comparison, why can't I enter the interrupt when the timing mode is selected?As the title says, my program is as follows: When TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;, the inter...; feiante stm32/stm8

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components