550CE32M7680BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 550CE32M7680BGR

550CE32M7680BGR: DescriptionCMOS Output Clock Oscillator, 32.768MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550CE32M7680BGR Overview

CMOS Output Clock Oscillator, 32.768MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CE32M7680BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	25 ppm
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	32.768 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	177.8mm x 127.0mm x 41.91mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Voltage dividing self-bias circuit

Stator circuit series resistance voltage reduction start button control circuit

DC inverter circuit diagram

Simple digital reverb karaoke wireless microphone circuit

LM117/317 typical application adjustable voltage stabilizing circuit

DM801, T7106 type 3 1/2 digit digital thermometer circuit

Unexplained RAM conflict occurs when debugging STM32F103VE: I bought a development board, the core is STM32F103VE, RAM is 64K, there are 3 structure array variables a, b, c in the program, the total data size of the 3 variables is 2K, when debugging, you can s...; kangaroo stm32/stm8

This has to be complained about!: I am working on a wireless charging project, using TI's bq500211. I designed the PCB according to the official schematic. I received the board yesterday and soldered it today. I was almost pissed off!...; 樊旭超 Wireless Connectivity

Security learning: common cable transmission system diagram: Features of the cable transmission system: High frequency transmission, large capacity Simple wiring, easy maintenance Strong anti-interference, wide application Mature technology, high stability High...; xyh_521 Industrial Control Electronics

Why does the in-phase follower circuit self-excite?: I would like to ask: Why does the in-phase follower circuit self-excite? As shown in the figure, this op amp will self-excite, I don't know why? The solution is to add a large resistor at the input en...; 开车不刹车 Analog electronics

Accelerate FPGA Design Timing Closure Using Graphical-Based Physical Synthesis: Traditional synthesis techniques are increasingly unable to meet the needs of today's very large and complex FPGA designs implemented in 90nm and below process nodes. The problem is that traditional F...; eeleader FPGA/CPLD

Schematic diagram of high-purity condenser microphone: This is the schematic diagram of a high-purity sound condenser microphone. I would like to ask the masters for some advice....; huangxjle Analog electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components