EEWORLDEEWORLDEEWORLD

Part Number

Search

550CE32M7680BG

Description
CMOS Output Clock Oscillator, 32.768MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550CE32M7680BG Overview

CMOS Output Clock Oscillator, 32.768MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CE32M7680BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency32.768 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size177.8mm x 127.0mm x 41.91mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
In the second week, when testing the single propeller with the BeagleBone development board chip, I found that it was fake.
The board has been made for a while. I didn't pay much attention to the full performance test on it before. The M3 M4 series is also good at brushless motor projects, so I didn't pay much attention to...
PENGSHIFANG DSP and ARM Processors
ISM330DLC three-axis acceleration + three-axis angular velocity sensor package and code
Data sheet:Code:Package:Official evaluation board gerber file:...
littleshrimp MEMS sensors
Altium Designer operation process and brief introduction
Altium Designer, referred to as AD, is a hardware development software. Let's take AD18 as an example to explain the simple operation process of AD. If you want to use AD to design a board, the most b...
电鱼电子工程师 PCB Design
Commonly used subroutines for single chip microcomputers
[i=s] This post was last edited by paulhyde on 2014-9-15 09:28 [/i] There are many commonly used module programs. I hope it will be helpful to beginners and make it easier to get started~~...
xianghong123 Electronics Design Contest
DAC adjusts the output voltage of DCDC chip
As shown in the figure below, the higher the DAC voltage, the lower the output voltageHowever, actual circuits have found that there is an inflection point. Before the inflection point, this relations...
sfcsdc Analog electronics
What is the principle of this inductor?
Connect one end of each leg and twist the other end together to ground. What is the principle, the effect of hair raising, and how to know the inductance value?...
lhycpqq Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1256  1351  13  889  1822  26  28  1  18  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号