EEWORLDEEWORLDEEWORLD

Part Number

Search

570B

Description
Clock Driver, 570 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8
Categorylogic    logic   
File Size250KB,11 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

570B Online Shopping

Suppliers Part Number Price MOQ In stock  
570B - - View Buy Now

570B Overview

Clock Driver, 570 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8

570B Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOIC-8
Contacts8
Reach Compliance Codenot_compliant
ECCN codeEAR99
Samacsys DescriptionNULL
series570
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times2
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.175 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax170 MHz
DATASHEET
MULTIPLIER AND ZERO DELAY BUFFER
Description
The ICS570 is a high-performance Zero Delay Buffer (ZDB)
which integrates IDT’s proprietary analog/digital Phase
Locked Loop (PLL) techniques. The A version is
recommended for 5 V designs and the B version for
3.3 V designs. The chip is part of IDT’s ClockBlocks
TM
family, and was designed as a performance upgrade to
meet today’s higher speed and lower voltage requirements.
The zero delay feature means that the rising edge of the
input clock aligns with the rising edges of both output
clocks, giving the appearance of no delay through the
device. There are two outputs on the chip, one being a
low-skew divide by two of the other output. The device
incorporates an all-chip power down/tri-state mode that
stops the internal PLL and puts both outputs into a high
impedance state.
The ICS570 is ideal for synchronizing outputs in a large
variety of systems, from personal computers to data
communications to graphics/video. By allowing off-chip
feedback paths, the device can eliminate the delay through
other devices.
The ICS570 A and B versions were designed to improve
input to output jitter from the original ICS570M version, and
are recommended for all new designs.
ICS570
Features
8-pin SOIC package
Available in Pb (lead) free package
Pin-for-pin replacement and upgrade to ICS570M
Functional equivalent to AV9170 (not a pin-for-pin
replacement)
Low input to output skew of 300 ps max (>60 MHz
outputs)
Ability to choose between 14 different multipliers from
0.5x to 32x
Output clock frequency up to 170 MHz at 3.3 V
Can recover degraded input clock duty cycle
Output clock duty cycle of 45/55
Power Down and Tri-State Mode
Passes spread spectrum clock modulation
Full CMOS clock swings with 25 mA drive capability at
TTL levels
Advanced, low power CMOS process
ICS570B has an operating voltage of 3.3 V (±5%)
ICS570A has an operating voltage of 5.0 V (±5%)
Industrial temperature version available
Block Diagram
IC L K
S 1 :0
F B IN
d ivid e
by N
Phase
D e te c to r,
C h a rg e
Pum p,
and Loop
F ilte r
VCO
/2
C LK
C LK2
E xte rn a l fe e d b a ck ca n co m e fro m C L K o r C L K /2 (se e ta b le o n p a g e 2 )
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER
1
ICS570
REV K 073007
Hands-on with the open source test instrument Red Pitaya
[align=center]Open Source Test Instruments[font=Times New Roman]Red Pitaya[/font][font=宋体]Hands-On[/font][/align][align=left]Red Pitaya[font=宋体] is a multifunctional measurement system produced in Slo...
JasonYoo DIY/Open Source Hardware
Newbie please give me some advice!!!
:puzzle:For a novice to learn hardware knowledge, where should he start and what should he learn. :time:...
f244669203 Electronics Design Contest
Problems with Quartus simulation report
When I use the web version of Quartus to do simulation, I call modelsim-altera. However, after the simulation, I cannot obtain the simulation report under the processing menu in Quartus. I don’t know ...
renzhu2008 FPGA/CPLD
Regarding the problem of copper plating not having any effect in AD
Dear experts passing by, there was a problem at the end of the project. I used AD to design the PCB. Why can't I lay the copper according to the previous steps? It was all right before... I just reins...
EdwardsThompson PCB Design
The difference between semaphores, mutexes and spinlocks
[b][color=#000000]Basics: [font=inherit]The difference between semaphores, mutexes and spin locks [/font][/color][/b] [align=left][font=inherit][b]Semaphores/mutex allow the process to sleep and are s...
zzhere2007 Embedded System
CircuitPython 5.0.0 Alpha 5 released
This is an Alpha ReleaseThis is the fifth Alpha release of CircuitPython 5.0.0. Alpha releases are intended for testing. When launching from CircuitPython for the first time, use the latest stable 4.x...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2571  1113  736  277  1790  52  23  15  6  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号