54SHST163LL datasheet, PDF - EEWORLD Datasheet

54SHST163LL: DescriptionBinary Counter, HST/T Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, CQCC20; Categorylogic logic; File Size2MB，84 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54SHST163LL Overview

Binary Counter, HST/T Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, CQCC20

Parameter Name	Attribute value
Maker	Dynex
package instruction	,
Reach Compliance Code	unknown
Other features	TCO OUTPUT
Counting direction	UP
series	HST/T
JESD-30 code	S-CQCC-N20
Load/preset input	YES
Logic integrated circuit type	BINARY COUNTER
Operating mode	SYNCHRONOUS
Number of digits	4
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	SQUARE
Package form	CHIP CARRIER
propagation delay (tpd)	22 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal location	QUAD
Trigger type	POSITIVE EDGE

FPGA Design of RS232 Transmitter Module (Paper, Code): RS-232 Transmitter Module It should work like this: The transmitter receives 8 bits of data and outputs it serially. ("TxD_start" is set to start transmission). When there is data transmission, the "b...; 程序天使 FPGA/CPLD

PSPICE Entry-Level Tutorial: PSPICE Entry-Level Tutorial...; 安_然 Microchip MCU

Show the WEBENCH design process + output 9 voltage 1.2A current fast charging power adapter solution: [i=s] This post was last edited by Playground on 2014-7-24 23:58 [/i] [size=5][font=宋体]Recently, Xiaomi released the Mi 4. This steel plate is not simple! It is indeed a little bit complicated. Apart ...; 游乐场 Analogue and Mixed Signal

How do you calculate the current gain of this circuit?: How is this Io formula calculated? Doesn't the load need to be considered?...; 幸福ing Analog electronics

FPGA Simulation Problems: When QUARTUS calls MODELSIM to simulate, why does the number at the bottom of the status bar increase by 2 when I click it for RTL simulation? It seems to be a single-step simulation? It may be caused...; 870027359 FPGA/CPLD

Why does the LED not go out?: The 24V here is the sensor signal. When there is a signal, the LED will light up. But why is the LED still slightly bright when the 24V is completely disconnected? Is it because of static electricity?...; sky999 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components