LP2988AIMM-2.5 datasheet, PDF - EEWORLD Datasheet

LP2988AIMM-2.5: Description2.5V FIXED POSITIVE LDO REGULATOR, 0.35V DROPOUT, PDSO8, MINI, SO-8; CategoryPower/power management The power supply circuit; File Size1MB，30 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

LP2988AIMM-2.5 Overview

2.5V FIXED POSITIVE LDO REGULATOR, 0.35V DROPOUT, PDSO8, MINI, SO-8

Parameter Name	Attribute value
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	TSSOP,
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum drop-back voltage 1	0.35 V
Maximum input voltage	16 V
Minimum input voltage	3.5 V
JESD-30 code	S-PDSO-G8
length	3 mm
Number of functions	1
Number of terminals	8
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.2 A
Maximum output voltage 1	2.545 V
Minimum output voltage 1	2.455 V
Nominal output voltage 1	2.5 V
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	1.09 mm
surface mount	YES
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	3 mm

EEWORLD University Hall----Live Replay: Detailed Explanation of Ultra-Low Power RSL10 Bluetooth SoC Development Board: Live replay: Detailed explanation of ultra-low power RSL10 Bluetooth SoC development board : https://training.eeworld.com.cn/course/6056...; hi5 Integrated technical exchanges

Is the larger the UPS power factor, the better?: For a long time, the issue of UPS power factor has been a focus of debate for both UPS suppliers and users : users claim to want UPS with a high power factor, and suppliers also say that the higher th...; frozenviolet MCU

I just started learning VHDL and I have some questions to ask you! Please help me.: I would like to ask you, why when my key0_state generates a falling edge, dout1, dout2, dout3 can all be assigned a value of 0, but when other key_states generate a falling edge, dout1, dout2, dout3 c...; jinghong21 FPGA/CPLD

[Help] Questions about 430 procedure??? Thank you: #includevoid main(void){WDTCTL=WDTPW+WDTHOLD;TACTL=TASSEL0+TACLT+MC0;CCTL0=CCIE;CCR0=16384;P3DIR|=BIT7;_EINT();while(1);//Excuse me, what is the use of this statement? Which statements are executed in...; 烟头小徐 Microcontroller MCU

Help!!!: Hey guys, does anyone have the application circuit diagram of the ADG408 analog switch to complete the eight-choose-one function? Can you share it? I am a novice and I really don’t understand how it r...; 小桥流水0201 PCB Design

XILINX SPARTAN-6 FPGA SP601 Evaluation Kit Available for a Limited Time: http://china.xilinx.com/products/devkits/EK-S6-SP601-G.htmSale price: $249!Provide industry information to facilitate colleagues...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components