EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-09-FREQ1-15J3JH

Description
Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-09-FREQ1-15J3JH Overview

Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-09-FREQ1-15J3JH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.01%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency32 MHz
Minimum operating frequency27 MHz
Maximum operating temperature75 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Design and Analysis of Linear Hall Effect Switch Circuits
[i=s] This post was last edited by paulhyde on 2014-9-15 03:33 [/i] [u][b][color=black]Hall effect[/color][/b][/u][color=black] sensors are often called Hall sensors, which are magnetic field sensors....
dtcxn Electronics Design Contest
MAX7044 and MAX7033
Has anyone used these two chips? What is the data input from the DATA pin of MAX7044 through the MCU? If some binary numbers are input from the DATA pin, how will it be reflected when it is transmitte...
gaowei821029 Embedded System
TFT LCD screen display image problem
On the DE2-70 board, a picture is displayed on the TFT LCD screen through the sopc system. The LCD screen is 240*400, but part of the picture cannot be displayed. What's going on? Can any hero give me...
smartuman FPGA/CPLD
directshow camera resolution
HRESULT hr; IBaseFilter *pCap; CComPtrpCGB2;hr = pCGB2.CoCreateInstance (CLSID_CaptureGraphBuilder, NULL, CLSCTX_INPROC);IAMStreamConfig *pConfig = NULL;hr = pCGB2-FindInterface(PIN_CATEGORY_CAPTURE, ...
denniao Embedded System
2011 National Undergraduate Electronic Design Competition Questions
[i=s] This post was last edited by paulhyde on 2014-9-15 04:26 [/i]2011 National Undergraduate Electronic Design Competition Questions...
謃塰 Electronics Design Contest
I want the answer to question F of the 2012 Jiangsu National Undergraduate Electronic Design Competition. It is best to use Verilog HDL programming based on FPGA.
It is best to use Verilog hdl programming based on FPGA, design of sine wave signal source for impedance network test...
gly2009 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 597  2257  1694  132  2700  13  46  35  3  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号