EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-09-FREQ3-20F3GG

Description
Parallel - 3Rd Overtone Quartz Crystal, 50MHz Min, 70MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-09-FREQ3-20F3GG Overview

Parallel - 3Rd Overtone Quartz Crystal, 50MHz Min, 70MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-09-FREQ3-20F3GG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.002%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency70 MHz
Minimum operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance60 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
vxWorks6.8 + QT4.8.5
The existing vxworks6.8 (multi-platform) and QT4.8.5 source code (support vxworks, QNX platform). If you need, please contact QQ: 3300539750...
etkingfa Recruitment
I found a blog with some great information about Xilinx.
Today I was bored and was browsing the Internet. Suddenly I found a good blog and would like to recommend it to you: [u][color=#006699][url=https://home.eeworld.com.cn/my/space.php?uid=126336&do=blog&...
clark FPGA/CPLD
Ask: about x86 system memory physical address and IO device address
Are the physical addresses of memory continuous? Do they start from 0? What about the addresses of IO devices? Will they overlap with the physical addresses of memory?...
cattyzeal Embedded System
iq format problem
I've been a little confused by _iq recently, and I'd like to ask for some advice from seniors. Here's the code: #ifndef GLOBAL_Q #define GLOBAL_Q 24 #endif #define OFFSET (_IQ12(0.05)) _iq x; _iq m; _...
喜鹊王子 DSP and ARM Processors
Discussion on whether FMD driver needs mutual exclusion?
I found that many NAND drivers do not add a CriticalSection for mutual exclusion processing for functions such as FMD_WriteSector. I personally understand that this may cause confusion in the operatio...
oliver22414 Embedded System
stm32 printf function implementation method
1. Configure the project properties. The detailed steps are as follows: 1. First, include "stdio.h" (standard input and output header file) in your main file. 2. Redefine in the main fileThe function ...
飓风狂飙 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 265  693  151  802  2515  6  14  4  17  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号