EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-09-10.0M-15F1JJ

Description
Parallel - Fundamental Quartz Crystal, 10MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-09-10.0M-15F1JJ Overview

Parallel - Fundamental Quartz Crystal, 10MHz Nom, ROHS COMPLIANT PACKAGE-2

LP21-09-10.0M-15F1JJ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.002%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency10 MHz
Maximum operating temperature80 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance70 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Salary: Electrician salary survey
Post your salary, vote anonymously. Count all your income, bonuses, wages, overtime pay, part-time jobs, dividends, double pay, everything you get, count them all and vote for one, there will always b...
jxb01033016 Talking about work
Car ABS/ASR Integrated Control System Based on MC9S12DP256
Abstract: This paper introduces the car ABS/ASR integrated control system based on Motorola's new generation HSC12 series 16-bit MCU - MC9S12DP256 microprocessor, and describes in detail the hardware ...
frozenviolet Automotive Electronics
About KL81 chip debug lock problem
Have you ever used K21 or KL81? How to lock the binary debug function? And how to unlock it if it is locked?...
zilongo_cn NXP MCU
【ST NUCLEO-G071RB Review】USART
The NUCLEO-G071RB development board used in this experiment is provided by [font=sans-serif][size=4][url=https://www.stmcu.com.cn/index.p%20...%20/261/layout/product]https://www.stmcu.com.cn/index.p ....
lising stm32/stm8
【TI mmWave Radar Review】Human Body Position Detection
IWR1443BOOST unboxing test: https://bbs.eeworld.com.cn/thread-1101610-1-1.html SDK and example download: https://bbs.eeworld.com.cn/thread-1102315-1-1.html XWR14XX data path: https://bbs.eeworld.com.c...
a736015 TI Technology Forum
Questions about FPGA clock pin allocation and clock network
When adjusting the Cyclone V ddr3 hard core, the local clock pins of ddr3 must be assigned in the same bank as other hard core functional pins, otherwise the compilation will fail. But the FPGA clock ...
robertslyh FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1926  367  1601  1319  2490  39  8  33  27  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号