EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8662D36BD-167I

Description
Standard SRAM, 2MX36, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, FPBGA-165
Categorystorage    storage   
File Size1MB,37 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS8662D36BD-167I Overview

Standard SRAM, 2MX36, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, FPBGA-165

GS8662D36BD-167I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instruction15 X 13 MM, 1 MM PITCH, FPBGA-165
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.5 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
JESD-609 codee0
length15 mm
memory density75497472 bit
Memory IC TypeSTANDARD SRAM
memory width36
Number of functions1
Number of terminals165
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2MX36
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.4 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
Preliminary
GS8662D08/09/18/36BD-400/350/333/300/250
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• Pin-compatible with present 144 Mb devices
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
72Mb SigmaQuad-II
TM
Burst of 4 SRAM
400 MHz–250 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
Bottom View
165-Bump, 13 mm x 15 mm BGA
1 mm Bump Pitch, 11 x 15 Bump Array
C clock inputs. C and C are also independent single-ended
clock inputs, not differential inputs. If the C clocks are tied
high, the K clocks are routed internally to fire the output
registers instead.
Because Separate I/O SigmaQuad-II B4 RAMs always transfer
data in four packets, A0 and A1 are internally set to 0 for the
first read or write transfer, and automatically incremented by 1
for the next transfers. Because the LSBs are tied off internally,
the address field of a SigmaQuad-II B4 RAM is always two
address pins less than the advertised index depth (e.g., the 4M
x 18 has a 1M addressable index).
SigmaQuad™ Family Overview
The GS8662D08/09/18/36BD are built in compliance with
the SigmaQuad-II SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 75,497,472-bit (72Mb)
SRAMs. The GS8662D08/09/18/36BD SigmaQuad SRAMs
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS8662D08/09/18/36BD SigmaQuad-II SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer. The device also allows the user to manipulate the
output register clock inputs quasi independently with the C and
- 400
tKHKH
tKHQV
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
- 333
3.0 ns
0.45 ns
-300
3.3 ns
0.45 ns
-250
4.0 ns
0.45 ns
Rev: 1.01 11/2010
1/37
© 2010, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
I don't know if I'll be caught.
v...
qiujinlin369 Embedded System
Thai football team rescues "hero" equipment, AD9364+Intel FPGA contributes
[align=left][color=#4169e1][b][font="]Reposted from: [/font]https://ezchina.analog.com/thread/18770[/b][/color][/align][align=left] [/align][align=left] [/align][align=left][font="]Recently, the techn...
同林鸟 Analog electronics
How to control the speed of a DC motor
Dear friends, how can I control the speed of a DC motor?...
616718006 MCU
David_lee debate: Should misjudgments in the World Cup be revised based on slow-motion video replays?
This is david_lee's topic, welcome to join the discussion :)...
soso Talking
MCU training video tutorial-embedded development related technology video
MCU Training Video Tutorial - Embedded Development Related Technology Videos---------------------------------------------------- Introduction to MCU Video Tutorial This is a revolutionary video tutori...
hfgdzt DSP and ARM Processors
LCD display image moves upward as a whole?
The LCD is 640*480, and when displaying the WINCE interface, it moves up by about 20 pixels, causing the status bar to not be at the bottom of the LCD. Is this because the frame synchronization is not...
soszxy2008 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2500  120  1744  2438  140  51  3  36  50  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号