EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-09-FREQ8-15E1CC

Description
Parallel - Fundamental Quartz Crystal, 13MHz Min, 15MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-09-FREQ8-15E1CC Overview

Parallel - Fundamental Quartz Crystal, 13MHz Min, 15MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-09-FREQ8-15E1CC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.0015%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency15 MHz
Minimum operating frequency13 MHz
Maximum operating temperature50 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance50 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Learn more! 4 solutions for LED street light power supply design
[color=black][b] LED street lights are a very important application in LED lighting. Under the premise of energy saving and power saving, the trend of LED street lights replacing traditional street li...
qwqwqw2088 Power technology
How to Achieve Timing Closure in Complex FPGA Designs
[color=#333333][font=Arial]"Whack a Mole" is an old (before the electronic age) casual game. There are many holes on the table, and there is a mole hidden in each hole. When a mole comes out of the ho...
西点 FPGA/CPLD
[I contribute to the Xilinx Resource Center] Collection of papers from the first Xilinx Innovation Design Competition
Xilinx First Innovation Design Competition ProceedingsThe first innovative design competition hosted by Shenzhen Weibaishi and sponsored by Xilinx ended successfully this month. Since the competition ...
wanghongyang FPGA/CPLD
On the issue of if statement optimization
[color=#5d5d5d][font=Simsun]How can I optimize the structure of "if(A==128'd323)"? When I was programming, part of the algorithm required a structure like the above. As a novice, I don't know how to s...
杨小溪九 FPGA/CPLD
Why can’t I find the entrance to gifts that can be exchanged for E-coins?
Why can't I find the entrance to the gift that can be exchanged for E-coins? I hope it can be placed in a prominent position on the forum...
dwwzl Suggestions & Announcements
100 Questions on PCB Design Techniques
100 Questions on PCB Design Techniques...
xiaofeng0500 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 315  842  8  2426  1694  7  17  1  49  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号