EEWORLDEEWORLDEEWORLD

Part Number

Search

ERJS03F1600V

Description
Fixed Resistor, Metal Glaze/thick Film, 0.1W, 160ohm, 75V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 0603, CHIP
CategoryPassive components    The resistor   
File Size119KB,5 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Environmental Compliance  
Download Datasheet Parametric View All

ERJS03F1600V Overview

Fixed Resistor, Metal Glaze/thick Film, 0.1W, 160ohm, 75V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 0603, CHIP

ERJS03F1600V Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPanasonic
package instructionCHIP
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time12 weeks
Samacsys Description160Ω 0603 Thick Film Surface Mount Resistor ±1% 0.1W ERJS03F1600V
Other featuresANTI-SULFUR, STANDARD: IEC60115-8
structureRectangular
JESD-609 codee3
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.45 mm
Package length1.6 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width0.8 mm
method of packingTR, PUNCHED, 7 INCH
Rated power dissipation(P)0.1 W
Rated temperature70 °C
GuidelineAEC-Q200
resistance160 Ω
Resistor typeFIXED RESISTOR
size code0603
surface mountYES
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage75 V
Anti-Sulfurated Thick Film Chip Resistors
Anti-Sulfurated Thick Film Chip Resistors
0402, 0603, 0805, 1206, 1210,
1812, 2010, 2512
Type:
ERJ S02, S03, S06, S08, S14
S12, S1D, S1T
Features
Special construction to avoid open failure due to the presence of sulfur
High reliability
Metal glaze thick film resistive element and three layers of electrodes
Suitable for both reflow and flow soldering
Reference Standard
IEC 60115-8, JIS C5201-8
Explanation of Part Numbers
1
2
3
4
5
6
7
8
9
10
11
12
E
R
J
S
0
6
F
1
0
0
2
V
Product Code
Thick Film
Chip Resistors
Size, Power Rating
Type: inches Power R.
S02 : 0402 0.063 W
S03 : 0603
0.1 W
S06 : 0805 0.125 W
S08 : 1206
0.25 W
S14 : 1210
0.25 W
S12 : 1812
0.5 W
S1D : 2010
0.5 W
S1T : 2512
1W
Resistance Tolerance
Code
F
J
0
Tolerance
±
1%
±
5%
Jumper
Packaging Methods
Code
Packaging
Punched Carrier Taping
X
2 mm pitch
V
Punched Carrier Taping
4 mm pitch
Type
ERJS02
ERJS03
ERJS06
ERJS08
ERJS14
ERJS12
ERJS1D
ERJS1T
U
Embossed Carrier Taping
4 mm pitch
Resistance Value
The first two or three digits are significant figures of resistance
and the third or 4th one denotes number of zeros following.
Jumper is expressed by R00.
Example: 1002 10 k
Design and specifications are each subject to change without notice. Ask factory for the current technical specifications before purchase and/or use.
Should a safety concern arise regarding this product, please be sure to contact us immediately.
Mar. 2008
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2793  229  496  390  2830  57  5  10  8  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号