EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-18-FREQ1-30J3GG

Description
Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-18-FREQ1-30J3GG Overview

Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-18-FREQ1-30J3GG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.01%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency32 MHz
Minimum operating frequency27 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology
Liyuan ST brand group, ST-LINK/V2, STM32F745VET6 50% off!
[align=left][size=5][color=#ff0000][font=微软雅黑]Subvert low price[/font][font=微软雅黑] [/font][font=微软雅黑]Not willful[/font][font=微软雅黑] [/font][font=微软雅黑]Unhappy[/font][/color][/size][/align][align=left][si...
EEWORLD社区 stm32/stm8
Dear seniors, does anyone have information about nios ii eclipse? I'm begging for it!
Hey guys, I'm a novice, who has information about nios ii eclipse? There is very little information on the Internet, please help...
leizikobe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 945  1235  413  803  2801  20  25  9  17  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号