EEWORLDEEWORLDEEWORLD

Part Number

Search

85337ES24-04S6115

Description
Circular Connector, 4 Contact(s), Stainless Steel, Female, Crimp Terminal, Receptacle,
CategoryThe connector    The connector   
File Size618KB,1 Pages
ManufacturerSOURIAU
Download Datasheet Parametric View All

85337ES24-04S6115 Overview

Circular Connector, 4 Contact(s), Stainless Steel, Female, Crimp Terminal, Receptacle,

85337ES24-04S6115 Parametric

Parameter NameAttribute value
MakerSOURIAU
Reach Compliance Codeunknown
Other featuresCOMPATIBLE CONTACTS: 8533-8171; 8533-8120
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeCIRCULAR CONNECTOR
Contact to complete cooperationGOLD OVER NICKEL
Contact completed and terminatedGOLD OVER NICKEL
Contact point genderFEMALE
Coupling typeTHREADED
DIN complianceNO
empty shellNO
Environmental characteristicsENVIRONMENT/FIRE/FLUID RESISTANT
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell materialSTAINLESS STEEL
Housing size24
Termination typeCRIMP
Total number of contacts4
8533
ABS Power Series
Dimensions plug type 3
ABS 1
340 - 1
343
Shell size
A max
B (thread)
C max
20
41,91
1-3/16 18
UNEF 2A
34,50
24
47,24
1- 7/16 18
UNEF 2A
34,50
28
52,00
1-3/4 18
UNEF 2A
34,50
Dimensions receptacle type 0
ABS 1
426 - 1
427
Shell size
A max
B max
C min
C max
D max
E max
F max
G
H max
20
33,32
18,35
1,32
1,82
30,1
2
36,00
36,63
29,36
3,10
24
39,67
18,35
1,32
1,82
36,47
36,00
43,88
34,92
3,90
28
45,99
18,35
1,32
1,82
44,41
36,00
50,83
39,67
3,90
Dimensions receptacle type 7
Shell size
A max
B max
D min
D max
E max
F max
G max
20
33,32
19,84
1,60
3,20
36,00
49,63
44,86
24
39,67
19,84
1,57
3,18
36,00
55,42
52,81
7
fpga timing analysis
I want to reuse a memory, but the two multiplexed signals are in different clock domains (15M and 30M). I use a mux to select them, but during timing, the signals on the memory port always have proble...
eeleader-mcu FPGA/CPLD
How to prepare for the electronic design competition power module
This year's National Undergraduate Electronic Design Competition is held. I don't know how to prepare the power module for the electronic design competition? I hope an expert can give me some advice....
零下12度半 Power technology
EEWORLD University Hall--Introduction to Keystone Multi-core Network Module
Keystone multi-core network module introduction : https://training.eeworld.com.cn/course/263This paper introduces the architecture and basic applications of TI Keystone network coprocessor, and focuse...
chenyy DSP and ARM Processors
Automatic air freshener circuit
...
探路者 Mobile and portable
【FAQ】How to quickly understand LP50xx devices?
Tools / Software: Code Composer Studio Q1 : What is the correct orientation when connecting the USB2ANY module to the LP50xx EVM ? Figure 1 shows the correct orientation when connecting the USB2ANY mo...
qwqwqw2088 Analogue and Mixed Signal
The growth path of a logic engineer - social recruitment logic engineer pen-type question bank
[align=left]Recently, the company has recruited a lot of people, not only for hardware but also for software. In fact, I envy software interviewers very much because they have written test questions. ...
yifeilw FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 976  2146  1497  731  1341  20  44  31  15  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号