EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-SR-27.0M-30F3LK

Description
Series - 3Rd Overtone Quartz Crystal, 27MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-SR-27.0M-30F3LK Overview

Series - 3Rd Overtone Quartz Crystal, 27MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-SR-27.0M-30F3LK Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - 3RD OVERTONE
Drive level1000 µW
frequency stability0.002%
frequency tolerance30 ppm
JESD-609 codee3
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency27 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
问:IntEnable(INT_ADC3)和ADCIntEnable(ADC_BASE, 3)
What is the difference between IntEnable(INT_ADC3), ADCIntEnable(ADC_BASE, 3), andADCIntEnable(ADC0_BASE, 3)?...
喜鹊王子 TI Technology Forum
Problems with adding signals when editing component in SOPC
How do I select the interface and signal type when adding a signal when editing a component in SOPC? Is there any relevant information? Please provide it. For example, my signal represents the input a...
fjjwwb123456 Embedded System
USB Linux Driver Analysis (Continued)
static int usb_stor_scan_thread(void * __us){struct us_data *us = (struct us_data *)__us;printk(KERN_DEBUG"usb-storage:device found at %d", us->pusb_dev->devnum);set_freezable();//If the device does n...
黄土马家 Linux and Android
Oh my god, please help me find this circuit.
[size=13px]Please tell me what are the advantages of connecting D4 and D5 in the figure below, and what kind of lighting circuits they are suitable for.[/size]...
阿cat Power technology
FPGA clock constraints
FPGA clock constraints, important issues in FPGA design...
huobing FPGA/CPLD
[NXP Rapid IoT Review] + First Impressions and Use
[align=left]I clicked the wrong button just now, please post again^_^ [align=left][font=宋体]The weather has been cold all over the country recently, but everyone is very enthusiastic about posting. I r...
xjzh RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 256  1681  854  1529  1999  6  34  18  31  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号