EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C3256404VDG8PC

Description
Synchronous DRAM, 64MX4, 6ns, CMOS, PBGA54, LEAD FREE, MO-210, FBGA-54
Categorystorage    storage   
File Size729KB,56 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance  
Download Datasheet Parametric View All

V54C3256404VDG8PC Overview

Synchronous DRAM, 64MX4, 6ns, CMOS, PBGA54, LEAD FREE, MO-210, FBGA-54

V54C3256404VDG8PC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
Parts packaging codeBGA
package instructionTFBGA, BGA54,9X9,32
Contacts54
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time6 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)125 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PBGA-B54
length13 mm
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals54
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA54,9X9,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshYES
Continuous burst length1,2,4,8,FP
Maximum standby current0.001 A
Maximum slew rate0.18 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm
V54C3256(16/80/40)4VD
256Mbit SDRAM
3.3 VOLT, TSOP II / FBGA PACKAGE
16M X 16, 32M X 8, 64M X 4
6
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
8PC
125 MHz
8 ns
6 ns
6 ns
Features
4 banks x 4Mbit x 16 organization
4 banks x 8Mbit x 8 organization
4 banks x16Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8, and full page for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 54 Pin TSOP II, 60 Ball FBGA, 54
Ball FBGA
LVTTL Interface
Single +3.3 V
±0.3
V Power Supply
Description
The V54C3256(16/80/40)4VD is a four bank Syn-
chronous DRAM organized as 4 banks x 4Mbit x 16,
4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4. The
V54C3256(16/80/40)4VD achieves high speed data
transfer rates up to 166 MHz by employing a chip
architecture that prefetches multiple bits and then
synchronizes the output data to a system clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
166 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
Package Outline
T/S
Access Time (ns)
6
Power
8PC
7PC
7
Std.
L
U
Temperature
Mark
Blank
V54C3256(16/80/40)4VD Rev. 1.4 January 2005
1
RF front-end design for short-range wireless consumer electronics
As system cost and power consumption continue to decrease and product performance improves, the wireless short-range consumer electronics market is growing rapidly. This article will introduce some ne...
fly RF/Wirelessly
Beginner's guide --- Analysis of the similarities and differences between uClinux and Linux
Standard Linux is designed for processors with MMU. On such processors, virtual addresses are sent to the MMU, which maps virtual addresses to physical addresses. By assigning different virtual-physic...
kandy2059 MCU
After cracking Quartus 9.0, the following problem still occurs. It has been a week and needs to be solved urgently!
This is the message prompt when using SOPC builder to generate CPU. I have tried many licenses but still have this problem. If it is generated normally, the Encrypted license seems to be not found. Wh...
sunshineJ313 FPGA/CPLD
51 MCU Waveform Generator
I'm doing a microcontroller project recently, and I need to use pure assembly language. Can anyone pass by give me some advice? A waveform generator is required. Three signals: sine wave, square wave,...
qixing232325 51mcu
Blinky
Running light test code...
jxb01033016 Embedded System
About the segment screen shadow light and dark
About the segment screen shadow light and darkFor example, if you only want to flash a part of the content, you don't want to display the other content1, but the unnecessary content is also displayed,...
QWE4562009 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 970  2047  2375  2809  124  20  42  48  57  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号