EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9475405QLC

Description
OT PLD,
CategoryProgrammable logic devices    Programmable logic   
File Size275KB,21 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962R9475405QLC Overview

OT PLD,

5962R9475405QLC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instruction,
Reach Compliance Codeunknown
Certification statusNot Qualified
Standard Products
UT22VP10 Universal RAD
PAL
TM
Data Sheet
November 2000
FEATURES
q
High speed Universal RAD
PAL
- tPD: 15.5ns, 20ns, 25ns maximum
-
-
-
fMAX1: 33MHz maximum external frequency
Supported by industry-standard programmer
Amorphous silicon anti-fuse
q
Radiation-hardened process and design; total dose irradia-
tion testing to MIL-STD-883, Method 1019
- Total dose: 1.0E6 rads(Si)
- Upset threshold 50 MeV-cm
2
/mg (min)
- Latchup immune(LET>109 MeV-cm
2
/mg)
q
QML Q & V compliant
q
Packaging options:
- 24-pin 100-mil center DIP (0.300 x 1.2)
- 24-lead flatpack (.45 x .64)
- 28-lead quad-flatpack (.45 x .45)
q
Standard Military Drawing 5962-94754 available
q
Variable product terms, 8 to 16 per output
q
10 user-programmable output macrocells
- Registered or combinatorial operation
- Output driver polarity control selectable
- Two feedback paths available
q
Asynchronous and synchronous RAD
PAL
operation
- Synchronous PRESET
- Asynchronous RESET
q
Up to 22 input and 10 output drivers may be configured
- CMOS & TTL-compatible input and output levels
- Three-state output drivers
13
12
11
10
9
8
7
6
5
4
3
2
1
V
SS
Reset
PROGRAMMABLE ARRAY LOGIC
(132 X 44)
8
10
12
14
16
16
14
12
10
8
Preset
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
CP
V
DD
14
15
16
17
18
19
20
21
22
23
24
Figure 1. Block Diagram
1
Help with JTAG burning program
I just made a board, but the program won't burn into it. The circuit should be fine, because once by chancethe program burned into it, but it didn't work afterwards. Can you tell me what the reason mi...
xhs162861 Microcontroller MCU
Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.
module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...
关耳008 FPGA/CPLD
The problem of signal output affecting the circuit!
I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...
eeleader FPGA/CPLD
A low power consumption reference voltage circuit operating in subthreshold region
A low power consumption reference voltage circuit operating in subthreshold region...
linda_xia Analog electronics
Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD
Need code urgently
Can anyone tell me the code to collect carbon monoxide concentration?...
懵懂的小孩子 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 160  499  1014  1335  2705  4  11  21  27  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号