EEWORLDEEWORLDEEWORLD

Part Number

Search

1808J0100181FCR

Description
Ceramic Capacitor, Multilayer, Ceramic, 10V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.00018uF, Surface Mount, 1808, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size6MB,102 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

1808J0100181FCR Overview

Ceramic Capacitor, Multilayer, Ceramic, 10V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.00018uF, Surface Mount, 1808, CHIP, ROHS COMPLIANT

1808J0100181FCR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
package instruction, 1808
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00018 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2 mm
JESD-609 codee3
length4.5 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Embossed Plastic, 13 Inch
positive tolerance1%
Rated (DC) voltage (URdc)10 V
size code1808
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width2 mm
MLC
Capacitors
Please help me with the makefile issue. Thanks.
There is a sentence in the makefile. I want to see what APP_PRJ is and what to do. Thanks. APP_LIB = $(APP_PRJ)/lib...
uranus0903 Embedded System
Recruitment for part-time PDA software development (Beijing)
Our company needs to develop a PDA inspection system. Welcome to contact us if you have development experience! hj3850@163.com 13511070298 qq:942582560...
sunxinyu Embedded System
I have a question, please give me some advice.
The program is as follows: process (clk) begin if rising_edge (clk) thenS_1 O_1elsenull;end if; end process; Among them, S_1 is signal (std_logic_vector (3 downto 0)), O_1 is output, connected to the ...
eeleader FPGA/CPLD
FPGA implementation of bubble sort
FPGA implementation of bubble sort....
决意沧海 FPGA/CPLD
HTC Desire S G12 Teardown
[align=left][font=微软雅黑][size=3]I am bored, and I am here again~~~~[/size][/font][/align][align=left][font=微软雅黑][size=3]This time it is HTC Desire S, a phone I bought a few years ago. I accidentally br...
国土安全局 Creative Market
Please crack the chip of this PCB board
This is a connector, but the chip cannot be found. Please replace it....
zhuyinfei888 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 259  776  904  1825  357  6  16  19  37  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号