AP-FM0256E30D3R-KSW datasheet, PDF

Datasheet> All Categories > AP-FM0256E30D3R-KSW

Preview

AP-FM0256E30D3R-KSW: DescriptionValue Added ATA Disk Module; File Size161KB，19 Pages; ManufacturerETC2

Download Datasheet View All

AP-FM0256E30D3R-KSW Overview

Value Added ATA Disk Module

Preview

Download Datasheet

View All

RoHS Compliant

Value Added

ATA Disk Module

Ⅲ

Specification for Standard ADM (40P/90D)

March 3, 2011

Revision 1.3

Apacer Technology Inc.

4 Fl., 75 Xintai 5 Rd., Sec.1, Hsichih, New Taipei City, Taiwan 221

Tel: +886-2-2698-2888

www.apacer.com

Fax: +886-2-2698-2889

Value Added

ATA-Disk Module

Ⅲ

AP-FMxxxxX3XXXR-XXX

Table of Contents

1. GENERAL DESCRIPTION ......................................................................................... 3

1.1 P

ERFORMANCE

-O

PTIMIZED

ONTROLLER

............................................................................................... 3

1.1.1 Power Management Unit (PMU)................................................................................................... 3

1.1.2 SRAM Buffer ................................................................................................................................. 3

2. FUNCTIONAL BLOCK ............................................................................................... 4

3. PIN ASSIGNMENTS ................................................................................................... 5

4. CAPACITY SPECIFICATION ..................................................................................... 6

4.1 P

ERFORMANCE

PECIFICATION

.............................................................................................................. 6

4.2 E

NVIRONMENTAL

PECIFICATION

............................................................................................................ 7

5. FLASH MANAGEMENT ............................................................................................. 8

5.1 I

NTELLIGENT

NDURANCE

ESIGN

.......................................................................................................... 8

5.1.1 Advanced wear-leveling algorithms .............................................................................................. 8

5.1.2 S.M.A.R.T. technology.................................................................................................................. 8

5.1.3 Built-in hardware ECC .................................................................................................................. 8

5.1.4 Enhanced data integrity ................................................................................................................ 8

5.2 I

NTELLIGENT

OWER

AILURE

ECOVERY

............................................................................................... 9

5.3 E

NHANCED

ECURITY

EVEL

.................................................................................................................. 9

5.3.1 Secure protection zone................................................................................................................. 9

5.3.2 ATA Secure Erase ........................................................................................................................ 9

6. SOFTWARE INTERFACE ....................................................................................... 10

6.1 C

OMMAND

.................................................................................................................................... 10

7. ELECTRICAL SPECIFICATION .............................................................................. 12

8. PHYSICAL CHARACTERISTICS ............................................................................ 13

8.1 D

IMENSION

.......................................................................................................................................... 13

8.1.1 40 pin/ 90 degree ....................................................................................................................... 13

9. PRODUCT ORDERING INFORMATION ................................................................. 14

9.1 P

RODUCT

ODE

ESIGNATIONS

........................................................................................................... 14

9.2 V

ALID

OMBINATIONS

.......................................................................................................................... 15

Rev. 1.3

Value Added

ATA-Disk Module

Ⅲ

AP-FMxxxxX3XXXR-XXX

1. General Description

Apacer’s ATA-Disk Module (ADM) is a high-performance, embedded flash drive designed to replace the

conventional IDE hard disk drive. The ADMs can be plugged into a standard IDE connector commonly

found in desktops, IT-STB, industrial PCs and thin client systems. Apacer’s ADM SSD has a built-in

microcontroller with file management firmware that communicates with the ATA standard interfaces. No

additional or proprietary host software is required.

Well suited for embedded flash storage applications by offering new and expanded functionalities as well

as more cost-effective designs, better performance and increased reliability, ADM is designed to work at

either 5 or 3.3 Volts, supports the standard ATA/IDE protocol for up to PIO Mode-4, Multiword DMA

Mode-2 and Ultra DMA Mode-4 interfaces, and uses the standard ATA driver complying with all major

operating systems such as Microsoft’s Windows series, Mac OS, and Unix variants.

Featuring technologies as Advanced Wear-leveling algorithms, S.M.A.R.T, Enhanced Data Integrity,

Intelligent Power Failure Recovery, Secure Protection Zone and ATA Secure Erase, Apacer’s ADM

assures users of a versatile device on data storage.

1.1 Performance-Optimized Controller

The kernel of an ATA-Disk Module is the ATA controller, which translates standard ATA signals into the

data and controls of the flash media. This proprietary ATA controller is specifically designed to attain high

data throughput from the host to the flash.

1.1.1 Power Management Unit (PMU)

The power management unit (PMU) controls the power consumption of the ATA-Disk Module. It reduces

the power consumption of the ATA-Disk Module Controller by putting circuitry not in operation into sleep

mode. The PMU has zero wake-up latency.

1.1.2 SRAM Buffer

The ATA-Disk Module Controller performs as an SRAM buffer to optimize the host’s data transfer to and

from the flash media.

Rev. 1.3

Recommended Resources

Photoelectric control switch circuit

Basic timing circuit composed of 555

SDME tape end detection circuit diagram

op amp encoder

9V charger with preset charging termination voltage

845ddr computer motherboard circuit diagram_41

The composition of LED display: [hide]The display screen is composed of several display units (unit display panels or unit display boxes) that can be combined and spliced, plus a set of appropriate controllers (main control board or...; 探路者 LED Zone

Implement Design Error: I have an error when calling FIFO. What is the reason? The synthesize passed, but an error occurred in Implement design. . ERROR:NgdBuild:604 - logical block 'jb/u2' with type 'fifojb' could not be re...; 火箭_1991 FPGA/CPLD

IARV3.41A sometimes cannot set breakpoints: I am using 430F149,1612 chip. When I use IAR to simulate, I cannot set breakpoints. Does anyone know why? Double-clicking to set breakpoints does not have any response!!!...; nanopiggy Microcontroller MCU

Problems with EDB database programming in VS2005 environment: I would like to ask how to set up "VS2005|Project|Properties|Property Configuration|C/C++|Preprocessor" when using EDB database programming. My method is to add "EDB" at the end, but many errors appea...; jackwellsun88 Embedded System

A brief Chinese description of the Zigbee protocol stack (I): 1. Overview 1.1 Analysis of ZigBee Stack Architecture The ZigBee stack is built on the basis of the IEEE 802.15.4 standard, which defines the MAC and PHY layers of the protocol. ZigBee devices should ...; xtss RF/Wirelessly

Has anyone used 103VC (100 pins) to successfully drive an SRAM (such as IS61LV25616)?: As the title says, I have analyzed the timing with an oscilloscope and it seems that in this mode (multiplexing is turned on), the address is not transmitted to AD0~AD15 when nADV is low. I have read ...; mysunshine stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components