C8051F340
USB, 48 MIPS, 64 kB Flash, 10-Bit ADC, 48-Pin Mixed-Signal MCU
Analog Peripherals
10-Bit ADC
High-Speed 8051 µC Core
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
±1 LSB INL; no missing codes
Programmable throughput up to 200 ksps
Up to 17 external inputs; programmable as single-ended or differential
Built-in temperature sensor (±3 °C)
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 48 MIPS throughput with 48 MHz Clock
Expanded interrupt handler
4352 bytes data RAM (256 + 4 kB)
64 kB Flash; in-system programmable in 512-byte sectors (512 bytes
are reserved)
External parallel data memory interface
40 port I/O; all are 5 V tolerant
Hardware SMBus™ (I
2
C™ compatible), SPI™, and 2 UART serial ports
available concurrently
4 general-purpose 16-bit counter/timers
Programmable 16-bit counter array with 5 capture/compare modules
Internal oscillator: 0.25% accuracy with clock recovery enabled;
supports all USB and UART modes
External oscillator: Crystal, RC, C, or Clock
On-chip clock multiplier: up to 48 MHz
On-chip voltage regulator supports USB bus-powered operation
Regulator bypass mode supports USB self-powered operation
Memory
Two Comparators
Internal Voltage Reference: 2.4 V
POR/Brown-out Detector
USB Function Controller
-
-
-
-
-
-
-
-
-
-
USB specification 2.0 compliant
Full-speed (12 Mbps) or low-speed (1.5 Mbps) operation
Integrated clock recovery; no external crystal required for either full-
speed or low-speed operation
Supports eight flexible endpoints
Dedicated 1 kB USB buffer memory
Integrated transceiver; no external resistors required
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
Provides breakpoints, single stepping
Inspect/modify memory, registers, and USB memory
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
Digital Peripherals
Clock Sources
On-Chip Debug
Voltage Regulator
Temperature Range: –40 to +85 °C
Operating Voltage: 2.7 to 5.25 V
Ordering Part Number
C8051F340-GQ, 48-Pin TQFP, 9x9 mm
2
REGIN
5.0V
IN
Voltage
Regulator
OUT
Enable
Port 0
Latch
UART0
UART1
Timer
0,1,2,3 /
RTC
PCA/
WDT
SMBus
SPI
C
T
L
A
d
d
r
P1 Latch
C
R
O
S
S
B
A
R
P
0
D
r
v
P
1
D
r
v
P
2
D
r
v
P
3
D
r
v
P
4
D
r
v
CP0
VDD
GND
Analog/Digital
Power
P0.0
P0.1
P0.2/XTAL1
P0.3/XTAL2
P0.4
P0.5
P0.6/CNVSTR
P0.7/VREF
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5/ALE
P1.6/RD
P1.7/WR
P2.0/A0
P2.1/A1
P2.2/A2
P2.3/A3
P2.4/A4
P2.5/A5
P2.6/A6
P2.7/A7
P3.0/A8/C2D
P3.1/A9
P3.2/A10
P3.3/A11
P3.4/A12
P3.5/A13
P3.6/A14
P3.7/A15
P4.0/D0
P4.1/D1
P4.2/D2
P4.3/D3
P4.4/D4
P4.5/D5
P4.6/D6
P4.7/D7
SFR Bus
C2D
Debug HW
Reset
RST/C2CK
8
0
5
1
C
o
r
e
64 kB
FLASH
256 Byte
SRAM
4 kB
XRAM
POR
XTAL1 XTAL2
Brown-
Out
External
Oscillator
Circuit
12 MHz
Internal
Oscillator
x4
÷2
System
Clock
External Data
Memory Bus
P2 Latch
P3 Latch
÷2
Clock
Recovery
USB Clock
÷ 1,2,3,4
USB
Transceiver
USB
Controller
D+
D-
D
a
t
a
P4 Latch
VREF
+
-
+
-
Temp
VBUS
1 kB USB
SRAM
VREF
CP1
VDD
10-bit
200 ksps
ADC
A
M
U
X
AIN0-AIN16
VDD
VREF
USB
Copyright © 2009 by Silicon Laboratories
4.8.2009
京公网安备 11010802033920号
EEWORLD
