EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-8966901EA

Description
Quad SPST JFET Analog Switch
CategoryAnalog mixed-signal IC    The signal circuit   
File Size257KB,12 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

5962-8966901EA Overview

Quad SPST JFET Analog Switch

5962-8966901EA Parametric

Parameter NameAttribute value
Brand NameAnalog Devices Inc
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeDIP
package instructionGLASS SEALED, CERDIP-16
Contacts16
Manufacturer packaging codeQ-16
Reach Compliance Code_compli
ECCN codeEAR99
Analog Integrated Circuits - Other TypesSPST
JESD-30 codeR-GDIP-T16
JESD-609 codee0
length19.05 mm
Nominal Negative Supply Voltage (Vsup)-15 V
normal positionNO/NC
Number of channels1
Number of functions4
Number of terminals16
Nominal off-state isolation58 dB
On-state resistance matching specifications8 Ω
Maximum on-state resistance (Ron)80 Ω
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
outputSEPARATE OUTPUT
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply+-15 V
Certification statusQualified
Filter levelMIL-STD-883
Maximum seat height5.08 mm
Nominal supply voltage (Vsup)15 V
surface mountNO
Maximum disconnect time400 ns
Maximum connection time500 ns
switchBREAK-BEFORE-MAKE
technologyBIPOLAR
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1
a
FEATURES
Two Normally Open and Two Normally Closed SPST
Switches with Disable
Switches Can Be Easily Configured as a Dual SPDT or
a DPDT
Highly Resistant to Static Discharge Destruction
Higher Resistance to Radiation than Analog Switches
Designed with MOS Devices
Guaranteed R
ON
Matching: 10% max
Guaranteed Switching Speeds
T
ON
= 500 ns max
T
OFF
= 400 ns max
Guaranteed Break-Before-Make Switching
Low “ON” Resistance: 80 max
Low R
ON
Variation from Analog Input Voltage: 5%
Low Total Harmonic Distortion: 0.01%
Low Leakage Currents at High Temperature
T
A
= +125 C: 100 nA max
T
A
= +85 C: 30 nA max
Digital Inputs TTL/CMOS Compatible and Independent
of V+
Improved Specifications and Pin Compatible to
LF-11333/13333
Dual or Single Power Supply Operation
Available in Die Form
1
Quad SPST JFET
Analog Switch
SW06
FUNCTIONAL BLOCK DIAGRAM
V+
12
3
IN 1
S1
2
6
IN 2
8
LEVEL
SHIFT
7
11
IN 3
9
10
14
IN 4
16
15
4
DIS
13
GND
V–
5
D1
S2
D2
S3
D3
S4
D4
GENERAL DESCRIPTION
The SW06 is a four channel single-pole, single-throw analog
switch that employs both bipolar and ion-implanted FET
devices. The SW06 FET switches use bipolar digital logic inputs
which are more resistant to static electricity than CMOS devices.
Ruggedness and reliability are inherent in the SW06 design and
construction technology.
Increased reliability is complemented by excellent electrical
specifications. Potential error sources are reduced by minimizing
“ON” resistance and controlling leakage currents at high tem-
peratures. The switching FET exhibits minimal R
ON
variation
over a 20 V analog signal range and with power supply voltage
changes. Operation from a single positive power supply voltage
is possible. With V+ = 36 V, V– = 0 V, the analog signal range
will extend from ground to +32 V.
PNP logic inputs are TTL and CMOS compatible to allow the
SW06 to upgrade existing designs. The logic “0” and logic “1”
input currents are at microampere levels reducing loading on
CMOS and TTL logic.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703

5962-8966901EA Related Products

5962-8966901EA 5962-89669012A
Description Quad SPST JFET Analog Switch Quad SPST JFET Analog Switch
Brand Name Analog Devices Inc Analog Devices Inc
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Parts packaging code DIP QLCC
package instruction GLASS SEALED, CERDIP-16 CERAMIC, LCC-20
Contacts 16 20
Reach Compliance Code _compli _compli
ECCN code EAR99 EAR99
Analog Integrated Circuits - Other Types SPST SPST
JESD-30 code R-GDIP-T16 S-CQCC-N20
length 19.05 mm 8.89 mm
Nominal Negative Supply Voltage (Vsup) -15 V -15 V
normal position NO/NC NO/NC
Number of channels 1 1
Number of functions 4 4
Number of terminals 16 20
Nominal off-state isolation 58 dB 58 dB
On-state resistance matching specifications 8 Ω 8 Ω
Maximum on-state resistance (Ron) 80 Ω 80 Ω
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
output SEPARATE OUTPUT SEPARATE OUTPUT
Package body material CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP QCCN
Encapsulate equivalent code DIP16,.3 LCC20,.35SQ
Package shape RECTANGULAR SQUARE
Package form IN-LINE CHIP CARRIER
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply +-15 V +-15 V
Certification status Qualified Qualified
Filter level MIL-STD-883 MIL-STD-883
Maximum seat height 5.08 mm 2.54 mm
Nominal supply voltage (Vsup) 15 V 15 V
surface mount NO YES
Maximum disconnect time 400 ns 400 ns
Maximum connection time 500 ns 500 ns
switch BREAK-BEFORE-MAKE BREAK-BEFORE-MAKE
technology BIPOLAR BIPOLAR
Temperature level MILITARY MILITARY
Terminal form THROUGH-HOLE NO LEAD
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 8.89 mm
Base Number Matches 1 1
Another question, timer interrupt flag clearing problem
I use tim2, initialized as follows:RCC_APB1ENR |= (uint32)(1TIM2_ARR =1000;TIM2_PSC = 47999; //counter clock divisionTIM2_CR1 |= 1// TIM4_CCMR2 |= 0x8; //ch3 preload enableTIM2_SR &= ~(uint16)(1TIM2_D...
szgnm stm32/stm8
JTAG online debugging mapping problem
I found a strange problem when debugging with JTAG these days: every time an interrupt occurs, the program will run away. I searched online and found that the interrupt vector table was not found when...
good969 Embedded System
Ask a question online about the principles of computer composition!!!
X=0.1101, Y=-0.0111, please describe the addition process of X multiplied by Y and give the result. You must write out the process, who can help me?...
我爱电子 Embedded System
Unable to run the run file in ubuntu
The run file cannot be run in Ubuntu. The run file permission has been changed to executable....
渣渣二号 Linux and Android
Help! Help! I want to learn FPGA,
I want to learn FPGA. Any suggestions brothers? I hope to listen to the advice of my predecessors to avoid taking detours. Thank you very much, bro!!...
大郎 FPGA/CPLD
[Help] How to measure the return loss of a transformer?
As the title says. The common ones are the size of a finger, wound with wires and metal laminations. The application range is audio band. Return loss = 10*log (Pi/Pr) The question is how to measure Pr...
tonytong Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1229  1770  143  484  2505  25  36  3  10  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号