DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD30500
V
R
5000
TM
64-BIT MICROPROCESSOR
DESCRIPTION
The
µ
PD30500 (V
R
5000) is a high-performance, 64-bit RISC (Reduced Instruction Set Computer) type microproc-
essor employing the RISC architecture developed by MIPS
TM
Technologies Inc.
The instructions of the V
R
5000 are compatible with those of the V
R
3000
TM
series and V
R
4000
TM
series and higher,
and completely compatible with those of the V
R
10000
TM
. Therefore, present applications can be used as they are.
Detailed functions are descrided in the following manual. Be sure to read the manual when
designing your system.
• V
R
5000 User’s Manual (U11761E)
FEATURES
• Employs 64-bit MIPS-based RISC architecture
• High-speed processing
·
·
2-way super scalar 5-stage pipeline
5.5 SPECint95, 5.5 SPECfp95, 282 MIPS
Physical : 36 bits
Virtual
• Floating-point unit (FPU)
·
·
Sum-of-products operation instruction added
Higher operation performance than V
R
4000 series
: 40 bits
• High-speed translation buffer mechanism (TLB) (48 entries)
• Address space
• Primary cache memory (instruction/data: 32K bytes each)
• Secondary cache controller
• Operating frequency
·
Internal : 250 MHz MAX.
External : 125 MHz MAX.
External/internal multiple selectable from two to eight
• Instruction set compatible with V
R
3000 and V
R
4000 series and higher (conforms to MIPS I, II, III, and IV)
• Supply voltage: 3.3 V
±5%
APPLICATIONS
• High-performance embedded systems
• Multimedia systems
• Entry-class computers
• Image processing systems
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Document No. U12031EJ2V0DS00 (2nd edition)
Date Published May 1999 N CP(K)
Printed in Japan
The mark
shows major revised points.
1997
©
MIPS Technologies Inc. 1997
©