SN74ALS689N3 datasheet, PDF - EEWORLD Datasheet

SN74ALS689N3: DescriptionIC,IDENTITY COMPARATOR,ALS-TTL,DIP,20PIN,PLASTIC; Categorylogic logic; File Size185KB，4 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

SN74ALS689N3 Overview

IC,IDENTITY COMPARATOR,ALS-TTL,DIP,20PIN,PLASTIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DIP, DIP20,.3
Reach Compliance Code	not_compliant
JESD-30 code	R-PDIP-T20
Logic integrated circuit type	IDENTITY COMPARATOR
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

Transfer DE2 development board: DE2 development board, basically never used after purchase, now for sale for 1600 yuan, I am in Fuzhou, students in Fuzhou can come to check the boardContact: Mr. Ding Tel: 18705016165 QQ: 43034912[[i...; zcxDYJ77 Buy&Sell

How to determine whether CAPSLOCK is triggered in wince?: RT...........How to determine whether CAPSLOCK is triggered in wince?...; 672192076 Embedded System

g2553 launchpad spi communicates with 12-bit DA... Asking for expert advice: Can spi8-bit be sent twice to communicate with DA… When I did it myself, the waveform on the oscilloscope was fine, but there was no data output… I set DA’s B output, but both AB outputs, which should...; 宇文玉骢 Microcontroller MCU

How to achieve real-time update of dot matrix screen content: I want to make a dot matrix display system, and I need to be able to update the displayed content. I don't know how to write the host computer, so I don't know what other methods I can use? ? ? Help! ...; merlong stm32/stm8

About SDIO device clock settings: 各位，我想设置SDIO的clock。以下是ntddsd.h中的一段。//// Definitions for properties used in Get/Set Property requests//// The bus driver version where any given property was introduced is// indicated as a comment to th...; chenli_502 Embedded System

【Design Tools】Detailed Explanation of the Latest Features of Xilinx ISE12 Design Suite: ISE12 Design Suite is a tool suite optimized for productivity for Virtex-6 and Spartan-6 FPGA series, which has made breakthrough progress in reducing power consumption and cost. As the only design su...; GONGHCU FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components