EEWORLDEEWORLDEEWORLD

Part Number

Search

HM5225165ATT-10

Description
Synchronous DRAM, 16MX16, 8ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
Categorystorage    storage   
File Size591KB,61 Pages
ManufacturerHitachi (Renesas )
Websitehttp://www.renesas.com/eng/
Download Datasheet Parametric Compare View All

HM5225165ATT-10 Overview

Synchronous DRAM, 16MX16, 8ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54

HM5225165ATT-10 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHitachi (Renesas )
Parts packaging codeTSOP2
package instructionTSOP2, TSOP54,.46,32
Contacts54
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time8 ns
Maximum clock frequency (fCLK)100 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PDSO-G54
JESD-609 codee0
length22.22 mm
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals54
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP54,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
Continuous burst length1,2,4,8,FP
Maximum standby current0.002 A
Maximum slew rate0.18 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
HM5225165A-8/10
HM5225805A-8/10
HM5225405A-8/10
256M LVTTL interface SDRAM
125 MHz/100 MHz
4-Mword
×
16-bit
×
4-bank/8-Mword
×
8-bit
×
4-bank
/16-Mword
×
4-bit
×
4-bank
ADE-203-834B (Z)
Preliminary, Rev. 0.2
Sept. 20, 1998
Description
The Hitachi HM5225165A is a 256-Mbit SDRAM organized as 4194304-word
×
16-bit
×
4 bank. The
Hitachi HM5225805A is a 256-Mbit SDRAM organized as 8388608-word
×
8-bit
×
4 bank. The Hitachi
HM5225405A is a 256-Mbit SDRAM organized as 16777216-word
×
4-bit
×
4 bank. All inputs and
outputs are referred to the rising edge of the clock input. It is packaged in standard 54-pin plastic TSOP II.
Features
3.3 V power supply
Clock frequency: 125 MHz/100 MHz (max)
LVTTL interface
Single pulsed
RAS
4 banks can operate simultaneously and independently
Burst read/write operation and burst read/single write operation capability
Programmable burst length: 1/2/4/8/full page
2 variations of burst sequence
Sequential (BL = 1/2/4/8/full page)
Interleave (BL = 1/2/4/8)
Programmable
CAS
latency: 2/3

HM5225165ATT-10 Related Products

HM5225165ATT-10 HM5225165ATT-8 HM5225805ATT-10 HM5225405ATT-8 HM5225805ATT-8 HM5225405ATT-10
Description Synchronous DRAM, 16MX16, 8ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54 Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54 Synchronous DRAM, 32MX8, 8ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54 Synchronous DRAM, 64MX4, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54 Synchronous DRAM, 32MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54 Synchronous DRAM, 64MX4, 8ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
package instruction TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32
Contacts 54 54 54 54 54 54
Reach Compliance Code unknown unknow unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
access mode FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
Maximum access time 8 ns 6 ns 8 ns 6 ns 6 ns 8 ns
Maximum clock frequency (fCLK) 100 MHz 125 MHz 100 MHz 125 MHz 125 MHz 100 MHz
I/O type COMMON COMMON COMMON COMMON COMMON COMMON
interleaved burst length 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 code R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54
JESD-609 code e0 e0 e0 e0 e0 e0
length 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm
memory density 268435456 bit 268435456 bi 268435456 bit 268435456 bit 268435456 bit 268435456 bit
Memory IC Type SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
memory width 16 16 8 4 8 4
Number of functions 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1
Number of terminals 54 54 54 54 54 54
word count 16777216 words 16777216 words 33554432 words 67108864 words 33554432 words 67108864 words
character code 16000000 16000000 32000000 64000000 32000000 64000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 16MX16 16MX16 32MX8 64MX4 32MX8 64MX4
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
Encapsulate equivalent code TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 8192 8192 8192 8192 8192 8192
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
Continuous burst length 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
Maximum standby current 0.002 A 0.002 A 0.002 A 0.002 A 0.002 A 0.002 A
Maximum slew rate 0.18 mA 0.22 mA 0.18 mA 0.22 mA 0.22 mA 0.18 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
Maker Hitachi (Renesas ) - Hitachi (Renesas ) Hitachi (Renesas ) Hitachi (Renesas ) Hitachi (Renesas )
Is it lead-free? - - Contains lead Contains lead Contains lead Contains lead
Show the process of WEBENCH design + design a low-pass filter
1. Enter the homepage and select Filter-Lowpass2. Enter some low-pass filter parameters3. Check the designed schematic diagram and it turns out to be a second-order low-pass filter4. Check the output ...
常见泽1 Analogue and Mixed Signal
UART Issues
#includevoid Init(void);unsigned char j,count;#define Address 0x01 //Addressvoid main(void){WDTCTL = WDTPW + WDTHOLD;Init();_EINT();while(1) ;}void Init(void){UCTL0&=~SWRST;UCTL0 = 0x10; //CHAR;UTCTL0...
bawgijfd Microcontroller MCU
Some bytes of code in the application memory area of MSP430FR5949IDAR FRAM are tampered
The chip model we used is MSP430FR5949IDAR, and the programming software is IAR. The text file generated by IAR is burned into the FRAM of the chip. After the device was running for about a month, it ...
fish001 Microcontroller MCU
Please tell me the order in which ADCSequenceDataGetData() gets data
My understanding is that the ADCIntStatus() function is used to determine whether the sampling is completed, and the interrupt status of this function is configured by ADCSequenceStepConfigure(). The ...
慢慢来 Microcontroller MCU
Overview of RFID Anti-collision Technology
1. Two types of collisions in RFID systems Multi-tag collision (*)Multiple tags are in the field of the reader. When two or more tags send data at the same time, communication conflicts and data inter...
fish001 RF/Wirelessly
MSP430 low power mode - while loop fails
The following code implements the two LEDs of the MSP430G2553 microcontroller to flash alternately#include msp430.h/*** main.c*/int main(void){WDTCTL = WDTPW | WDTHOLD; // stop watchdog timerP1DIR|=BI...
fish001 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 524  1524  2242  2877  474  11  31  46  58  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号