EEWORLDEEWORLDEEWORLD

Part Number

Search

218P205X9400S03

Description
CAPACITOR, METALLIZED FILM, POLYESTER, 400 V, 2 uF, THROUGH HOLE MOUNT, AXIAL LEADED
CategoryPassive components    capacitor   
File Size218KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

218P205X9400S03 Overview

CAPACITOR, METALLIZED FILM, POLYESTER, 400 V, 2 uF, THROUGH HOLE MOUNT, AXIAL LEADED

218P205X9400S03 Parametric

Parameter NameAttribute value
MakerVishay
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance2 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYESTER
JESD-609 codee3
Manufacturer's serial number218P
Installation featuresTHROUGH HOLE MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
positive tolerance10%
Rated (DC) voltage (URdc)400 V
surface mountNO
Terminal surfaceMATTE TIN
Terminal shapeWIRE
How to achieve signal acquisition synchronization
[backcolor=rgb(254, 245, 231)][size=12px]How can the two independent signals of the LED control circuit and the LED measurement circuit be independent? [/size][/backcolor][backcolor=rgb(254, 245, 231)...
hz45 Electronics Design Contest
Current carrying capacity of PCB traces and vias
[i=s]This post was last edited by qwqwqw2088 on 2020-9-28 08:25[/i]Introduction: The electrical connection between various devices on the FR4 copper-clad PCBA is achieved through copper foil traces an...
qwqwqw2088 PCB Design
12864
16824's information...
wzszzxj MCU
May I ask what article the following circuit diagram comes from or whether it has been patented?
May I ask what article the following circuit diagram comes from or whether it has been patented? [img]http://www.dataweek.co.za/Articles/Dataweek%20-%20Published%20by%20Technews/dw3181b.png[/img]...
duowenti PCB Design
About 28377d dual-core simulation and CLA simulation experience
Since 28377D has two CPUs and two CLAs, simulation is more troublesome. Record the operations during simulation. When simulating CPU2, because CPU2 is started by CPU1, CPU1 needs to set CPU2 startup M...
Aguilera Microcontroller MCU
DDR3 reference clock issues
[color=#000000]Use DDR3 SDRAM Controller with UniPHY to control DDR3, and the FPGA is stratix IV EP4SGX series[/color] [color=#000]1.Memory clock frequency 520MHz 2.Set[/color][font=Calibri][color=#00...
xiaoganer FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1591  1888  2137  1949  1429  33  39  44  40  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号