EEWORLDEEWORLDEEWORLD

Part Number

Search

MHO+24TCD-R-FREQ2

Description
CMOS Output Clock Oscillator, 2.999MHz Min, 50MHz Max
CategoryPassive components    oscillator   
File Size59KB,1 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Environmental Compliance
Download Datasheet Parametric View All

MHO+24TCD-R-FREQ2 Overview

CMOS Output Clock Oscillator, 2.999MHz Min, 50MHz Max

MHO+24TCD-R-FREQ2 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMtronPTI
Reach Compliance Codeunknown
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee1
Manufacturer's serial numberMHO
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency2.999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load10 TTL, 50 PF
physical size20.8mm x 13.2mm x 5.1mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
maximum symmetry45/55 %
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
MHO+ Series
14 DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillators
Available Symmetry
* Contact factory for availability.
See page 146 for gull wing
configuration.
X
O
Pin Connections
1. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
2. TTL load - See load circuit diagram #1 on page 148. HCMOS load - See load circuit diagram #2 on page 148.
3. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.
119
TI June Embedded Theme Month Live Broadcast, Every Session is Wonderful and Brings Good Luck
[size=3]Event details>>[url=https://www.eeworld.com.cn/huodong/TI_EP_month_Webinar_201806/][b][color=#0000ff][backcolor=transparent][font=宋体]The second wave[/font][/backcolor][backcolor=transparent][f...
EEWORLD社区 TI Technology Forum
A novice needs help. How can I achieve the output of positive and negative 375V DC from the front-end transformer through a rectifier bridge or other circuits?
[color=#333333][font=Arial, 微软雅黑][size=14px]RT, now I am making a power transmission module. The module output needs to be in the form of positive and negative 375V. It can output +375V and -375V sepa...
jnsun007 Power technology
12-Lead ECG Reference Design
>>12-lead ECG reference design [media=x,500,375]http://v.youku.com/v_show/id_XNzkyODQ0NDg4.html[/media]...
雨中 ADI Reference Circuit
430 and PC serial port communication
How to connect MSP430F149 to PC via USB to serial port...
123xt Microcontroller MCU
FPGA DSP communication, using EMIF interface
Has anyone done FPGA-DSP communication? I use the EMIF interface. I use the internal fifo on the FPGA. How do I connect the fifo interface to the DSP pins? My current result is that the receiving is n...
wangyaoli FPGA/CPLD
Several classic FPGA verification books
SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data ...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1851  2576  261  2560  1187  38  52  6  24  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号