EEWORLDEEWORLDEEWORLD

Part Number

Search

LF48410GC30

Description
Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size681KB,15 Pages
ManufacturerLOGIC Devices
Websitehttp://www.logicdevices.com/
Download Datasheet Parametric Compare View All

LF48410GC30 Overview

Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84

LF48410GC30 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLOGIC Devices
Parts packaging codePGA
package instructionPGA,
Contacts84
Reach Compliance Codeunknown
ECCN code3A991.A.2
Other featuresICC SPECIFIED @ 20MHZ
boundary scanNO
maximum clock frequency33.3 MHz
External data bus width24
JESD-30 codeS-CPGA-P84
JESD-609 codee0
length29.464 mm
low power modeNO
Humidity sensitivity level3
Number of terminals84
Maximum operating temperature70 °C
Minimum operating temperature
Output data bus width24
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height4.445 mm
Maximum slew rate310 mA
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
Maximum time at peak reflow temperatureNOT SPECIFIED
width29.464 mm
uPs/uCs/peripheral integrated circuit typeDSP PERIPHERAL, HISTOGRAM PROCESSOR

LF48410GC30 Related Products

LF48410GC30 LF48410GM39 LF48410GMB39 LF48410GC25 LF48410GMB30 LF48410GM30
Description Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84 Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84 Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84 Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84 Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84 Histogram Processor, 24-Bit, CMOS, CPGA84, CERAMIC, PGA-84
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Maker LOGIC Devices LOGIC Devices LOGIC Devices LOGIC Devices LOGIC Devices LOGIC Devices
Parts packaging code PGA PGA PGA PGA PGA PGA
package instruction PGA, PGA, PGA, PGA, PGA, PGA,
Contacts 84 84 84 84 84 84
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code 3A991.A.2 3A001.A.2.C 3A001.A.2.C 3A991.A.2 3A001.A.2.C 3A001.A.2.C
Other features ICC SPECIFIED @ 20MHZ ICC SPECIFIED @ 20MHZ ICC SPECIFIED @ 20MHZ ICC SPECIFIED @ 20MHZ ICC SPECIFIED @ 20MHZ ICC SPECIFIED @ 20MHZ
boundary scan NO NO NO NO NO NO
maximum clock frequency 33.3 MHz 25.6 MHz 25.6 MHz 40 MHz 33.3 MHz 33.3 MHz
External data bus width 24 24 24 24 24 24
JESD-30 code S-CPGA-P84 S-CPGA-P84 S-CPGA-P84 S-CPGA-P84 S-CPGA-P84 S-CPGA-P84
JESD-609 code e0 e0 e0 e0 e0 e0
length 29.464 mm 29.464 mm 29.464 mm 29.464 mm 29.464 mm 29.464 mm
low power mode NO NO NO NO NO NO
Humidity sensitivity level 3 3 3 3 3 3
Number of terminals 84 84 84 84 84 84
Maximum operating temperature 70 °C 125 °C 125 °C 70 °C 125 °C 125 °C
Minimum operating temperature - -55 °C -55 °C - -55 °C -55 °C
Output data bus width 24 24 24 24 24 24
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code PGA PGA PGA PGA PGA PGA
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
Peak Reflow Temperature (Celsius) 225 225 225 225 225 225
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.445 mm 4.445 mm 4.445 mm 4.445 mm 4.445 mm 4.445 mm
Maximum slew rate 310 mA 310 mA 310 mA 310 mA 310 mA 310 mA
Maximum supply voltage 5.25 V 5.5 V 5.5 V 5.25 V 5.5 V 5.5 V
Minimum supply voltage 4.75 V 4.5 V 4.5 V 4.75 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL MILITARY MILITARY COMMERCIAL MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 29.464 mm 29.464 mm 29.464 mm 29.464 mm 29.464 mm 29.464 mm
uPs/uCs/peripheral integrated circuit type DSP PERIPHERAL, HISTOGRAM PROCESSOR DSP PERIPHERAL, HISTOGRAM PROCESSOR DSP PERIPHERAL, HISTOGRAM PROCESSOR DSP PERIPHERAL, HISTOGRAM PROCESSOR DSP PERIPHERAL, HISTOGRAM PROCESSOR DSP PERIPHERAL, HISTOGRAM PROCESSOR

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2616  2347  887  2193  1871  53  48  18  45  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号