EEWORLDEEWORLDEEWORLD

Part Number

Search

MT46V16M16FG-6TIT:F

Description
DDR DRAM, 16MX16, 0.7ns, CMOS, PBGA60, (8 X 14) MM, PLASTIC, FBGA-60
Categorystorage    storage   
File Size4MB,93 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT46V16M16FG-6TIT:F Overview

DDR DRAM, 16MX16, 0.7ns, CMOS, PBGA60, (8 X 14) MM, PLASTIC, FBGA-60

MT46V16M16FG-6TIT:F Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicron Technology
Parts packaging codeBGA
package instructionTBGA,
Contacts60
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PBGA-B60
JESD-609 codee0
length14 mm
memory density268435456 bit
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals60
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize16MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)235
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead/Silver (Sn/Pb/Ag)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width8 mm
256Mb: x4, x8, x16 DDR SDRAM
Features
Double Data Rate (DDR) SDRAM
MT46V64M4 – 16 Meg x 4 x 4 banks
MT46V32M8 – 8 Meg x 8 x 4 banks
MT46V16M16 – 4 Meg x 16 x 4 banks
Features
• V
DD
= +2.5V ±0.2V, V
DD
Q = +2.5V ±0.2V
• V
DD
= +2.6V ±0.1V, V
DD
Q = +2.6V ±0.1V (DDR400)
• Bidirectional data strobe (DQS) transmitted/
received with data, that is, source-synchronous data
capture (x16 has two – one per byte)
• Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data
(x16 has two – one per byte)
• Programmable burst lengths (BL): 2, 4, or 8
• Auto refresh
64ms, 8192-cycle(Commercial & Industrial)
16ms, 8192-cycle (Automotive)
• Self refresh (not available on AT devices)
• Longer-lead TSOP for improved reliability (OCPL)
• 2.5V I/O (SSTL_2-compatible)
• Concurrent auto precharge option supported
t
RAS lockout supported (
t
RAP =
t
RCD)
Options
Marking
• Configuration
64 Meg x 4 (16 Meg x 4 x 4 banks)
64M4
32 Meg x 8 (8 Meg x 8 x 4 banks)
32M8
16 Meg x 16 (4 Meg x 16 x 4 banks)
16M16
• Plastic package – OCPL
66-pin TSOP
TG
66-pin TSOP (Pb-free)
P
• Plastic package
FG
1
60-ball FBGA (8mm x 14mm)
BG
1
60-ball FBGA (8mm x 14mm) (Pb-free)
CV
2
60-ball FBGA (8mm x 12.5mm)
CY
2
60-ball FBGA (8mm x 12.5mm)
(Pb-free)
• Timing – cycle time
5ns @ CL = 3 (DDR400B)
-5B
6ns @ CL = 2.5 (DDR333) FBGA only
-6
6ns @ CL = 2.5 (DDR333) TSOP only
-6T
-75E
1
7.5ns @ CL = 2 (DDR266)
-75Z
1
7.5ns @ CL = 2 (DDR266A)
-75
1
7.5ns @ CL = 2.5 (DDR266B)
• Self refresh
Standard
None
Low-power self refresh
L
• Temperature rating
Commercial (0°C to +70°C)
None
Industrial (–40°C to +85°C)
IT
Automotive (–40°C to +105°C)
AT
4
• Revision
:G
3
x4, x8
:F
3
x16
x4, x8, x16
:K
Notes: 1. Only available on Revision F and G.
2. Only available on Revision K.
3. Not recommended for new designs.
4. Contact Micron for availability.
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
256Mb_DDR_x4x8x16_D1.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
ModelsimSE adds Altera library and simple functional simulation
1. Add Altera library 1. Create a new folder ..\Modelsim\altera in the Modelsim installation directory (most tutorials arrange it this way, so I did it too, but it can be in any directory). 2. Start M...
eeleader FPGA/CPLD
[Help] What does the model of this inductor mean?
[color=#333333][font=Arial, Microsoft YaHei]Help, what does XFR-TA-10-08 in this EMI filter mean? [/font][/color]...
Sheldon66 Power technology
[A-Current Signal Detection Device] Shaanxi Province First Prize_Topic A
[font=微软雅黑, "][size=14px][size=3][color=#000000]This current signal detection device is composed of a self-wound manganese-zinc magnetic ring, an I/V conversion circuit and an AD conditioning circuit....
sigma Electronics Design Contest
Please ask a question about CAN
In CAN2.0B, an acknowledgement error will cause the sender to keep sending until the acknowledgement signal is received or the bus is off. What about other errors? For example, if there is a CRC error...
ppsh Embedded System
Repost] Lead-acid battery repair process
This is a repost of the flow chart of Shenzhen Vidio, which is compiled according to their equipment. For reference by netizens. 500) {this.resized=true; this.width=500; this.alt='This is a thumbnail,...
zbz0529 Power technology
About CE6.0 kernel startup problem
I am studying the kernel boot process recently and looking at the code. I would like to ask, when is the image copied to the memory? Why can't I find similar code? I saw the code of copying bootloader...
mysky163 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 807  2253  2450  168  545  17  46  50  4  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号