EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-18-FREQ1-15F3EC

Description
Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-18-FREQ1-15F3EC Overview

Parallel - 3Rd Overtone Quartz Crystal, 27MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-18-FREQ1-15F3EC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.002%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency32 MHz
Minimum operating frequency27 MHz
Maximum operating temperature50 °C
Minimum operating temperature-10 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
AVR Beginner
I want to ask you guys! How to start learning AVR microcontroller? What materials do I need? What do I need to learn? Something practical, don't let me read a big wrinkled book. Thank you! !...
温庆瑞 Microchip MCU
I sent a text message to "Ningbo University" using the PDU method of the TC35 module, but it was not received. Why?
atOKat+cmgf=0OKat+cmgs=23> 0891683108408305F011000D91685149885552F7000801085B816CE259275B66-+OK...
小小書僮 Embedded System
2. Beaglebone peripheral circuit design week 1: peripheral circuit design ideas and experience
There is one thing I must admit. When I started designing the peripheral circuit, I encountered many problems in my initial design ideas due to incomplete references. Now I would like to share with yo...
anananjjj DSP and ARM Processors
Why does this circuit report an error when simulated using proteus? Please help
I want to make an adc0809 circuit, but it gives an error....
2cat MCU
"FPGA Three Kingdoms" (Part 3) Why such a structure - first combine
Why do we need such a structure - combine first, then sequence multiple clock inputs? With the advancement of technology, many people have forgotten many details. Of course, we must also follow a prin...
liumnqti FPGA/CPLD
【Repost】Methods for measuring electromagnetic interference and determining the source of interference
When your product cannot be shipped due to the electromagnetic interference emission intensity exceeding the electromagnetic compatibility standard, or when the system cannot work properly due to elec...
皇华Ameya360 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2508  2236  509  355  143  51  46  11  8  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号