EEWORLDEEWORLDEEWORLD

Part Number

Search

KM44C4100ASLTR-5

Description
Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.400 INCH, PLASTIC, REVERSE, TSOP2-28/24
Categorystorage    storage   
File Size289KB,8 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

KM44C4100ASLTR-5 Overview

Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.400 INCH, PLASTIC, REVERSE, TSOP2-28/24

KM44C4100ASLTR-5 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeTSOP2
package instructionTSOP2-R, TSOP24/28,.46
Contacts28/24
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE
Maximum access time50 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
I/O typeCOMMON
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length18.41 mm
memory density16777216 bit
Memory IC TypeFAST PAGE DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals24
word count4194304 words
character code4000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2-R
Encapsulate equivalent codeTSOP24/28,.46
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
power supply5 V
Certification statusNot Qualified
refresh cycle2048
reverse pinoutYES
Maximum seat height1.2 mm
self refreshNO
Maximum standby current0.0002 A
Maximum slew rate0.11 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width10.16 mm
About DMA
StartFragmentIs there anyone using the em-stm3210e development board? It seems that there is a problem with the DMA routine provided by the company There is not even some basic display. Does anyone kn...
jensenhero stm32/stm8
Verilog Program Implementation
I would like to ask you guys, I am writing a program about the maximum likelihood estimation of time and frequency. There is a block diagram in it like this ρ/2 〖|.|〗^2 I know the calculation process ...
eeleader FPGA/CPLD
Why do all FPGA pins output high level?
Dear experts, I soldered a minimum FPGA system board by myself. The FPGA can download the program, but what is the situation except that all the pins output high level? Confirm that there is no cold s...
沉默珏殇 FPGA/CPLD
Why is the rated voltage of the switch selected as VIN+VLOAD in the buck-boost topology?
Why is the rated voltage of the switch selected as VIN+V_load in the buck-boost topology?...
小太阳yy Switching Power Supply Study Group
[X-Nucleo in-depth review] I received the board.
[i=s]This post was last edited by damiaa on 2014-11-23 17:05[/i] I received the X-NUCLEO-IDB04A1 board today. So I downloaded some information from the ST website. X-NUCLEO-IDB04A1 board informationBl...
damiaa stm32/stm8
How to solve the problem of undefined reference to `xxx' when esp32 is compiled in vscode idf environment
I added a C file to the sample project of vscode, and then used the previous IDE method to reference the functions in it. When compiling, it always prompted undefined reference to `corresponding funct...
littleshrimp Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2759  1523  382  2429  832  56  31  8  49  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号