K8S3315EBF-HE7C0 datasheet, PDF

Datasheet> All Categories > storage> storage> K8S3315EBF-HE7C0

K8S3315EBF-HE7C0: DescriptionFlash, PBGA44, LEAD FREE, FBGA-44; Categorystorage storage; File Size1020KB，53 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Parametric View All

K8S3315EBF-HE7C0 Overview

Flash, PBGA44, LEAD FREE, FBGA-44

K8S3315EBF-HE7C0 Parametric

Parameter Name	Attribute value
Maker	SAMSUNG
Parts packaging code	BGA
package instruction	,
Contacts	44
Reach Compliance Code	compliant
JESD-30 code	R-PBGA-B44
Memory IC Type	FLASH
Number of terminals	44
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	GRID ARRAY
Programming voltage	1.8 V
surface mount	YES
Terminal form	BALL
Terminal location	BOTTOM

Preview

Download Datasheet

View All

K8S3215ET(B)F

NOR FLASH MEMORY

32Mb F-die SLC NOR Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,

AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,

EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL

INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar

applications where Product failure could result in loss of life or personal or physical harm, or any military or

defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

Revision 1.2

October 2008

K8S3215ET(B)F

Table Of Contents

32Mb F-die SLC NOR Specification 1

NOR FLASH MEMORY

1. 0 FEATURES................................................................................................................................................................ 3

2. 0 GENERAL DESCRIPTION ........................................................................................................................................ 3

3. 0 PIN DESCRIPTION ................................................................................................................................................... 3

4. 0 PIN CONFIGURATION.............................................................................................................................................. 4

5. 0 FUNCTIONAL BLOCK DIAGRAM............................................................................................................................. 5

6. 0 ORDERING INFORMATION ..................................................................................................................................... 6

7. 0 PRODUCT INTRODUCTION .................................................................................................................................... 8

8. 0 COMMAND DEFINITIONS ........................................................................................................................................ 9

9. 0 DEVICE OPERATION ............................................................................................................................................... 11

9.1. Read Mode ............................................................................................................................................................. 11

9.1.1

Asynchronous Read Mode ................................................................................................................................. 11

9.1.2

Synchronous (Burst) Read Mode ....................................................................................................................... 11

9.2. Output Driver Setting .............................................................................................................................................. 12

9.3. Programmable Wait State....................................................................................................................................... 12

9.4. Handshaking........................................................................................................................................................... 12

9.5. Set Burst Mode Configuration Register .................................................................................................................. 12

9.5.1

Extended Configuration Register (option : K8S3015ET(B)F, K8S3315ET(B)F only) ......................................... 13

9.5.2

Programmable Wait State Configuration............................................................................................................ 13

9.5.3

Burst Read Mode Setting ................................................................................................................................... 13

9.5.4

RDY Configuration ............................................................................................................................................. 13

9.6. Autoselect Mode ..................................................................................................................................................... 13

9.7. Standby Mode......................................................................................................................................................... 14

9.8. Automatic Sleep Mode............................................................................................................................................ 14

9.9. Output Disable Mode .............................................................................................................................................. 14

9.10. Block Protection & Unprotection ........................................................................................................................... 14

9.10.1 Enhanced Block Protection (option : K8S3115ET(B)F, K8S3315ET(B)F only).................................................. 14

9.11. Hardware Reset.................................................................................................................................................... 19

9.12. Software Reset ..................................................................................................................................................... 19

9.13. Program ................................................................................................................................................................ 19

9.14. Accelerated Program Operation ........................................................................................................................... 19

9.15. Unlock Bypass ...................................................................................................................................................... 20

9.16. Chip Erase ............................................................................................................................................................ 20

9.17. Block Erase........................................................................................................................................................... 20

9.18. Erase Suspend / Resume..................................................................................................................................... 21

9.19. Program Suspend / Resume ................................................................................................................................ 21

9.20. Read While Write Operation ................................................................................................................................. 21

9.21. OTP Block Region ................................................................................................................................................ 21

9.22. Low VCC Write Inhibit........................................................................................................................................... 22

9.23. Logical Inhibit........................................................................................................................................................ 22

10. 0 FLASH MEMORY STATUS FLAGS ........................................................................................................................ 23

11. 0 Commom Flash Memory Interface .......................................................................................................................... 25

12. 0 ABSOLUTE MAXIMUM RATINGS

.................................................................................................................... 27

13. 0 RECOMMENDED OPERATING CONDITIONS ( Voltage reference to GND ).....................................................

14. 0 DC CHARACTERISTICS

.................................................................................................................................. 27

15. 0 CAPACITANCE(TA = 25 ×C, VCC = 1.8V, f = 1.0MHz)

..................................................................................... 29

16. 0 AC TEST CONDITION......................................................................................................................................

17. 0 AC CHARACTERISTICS......................................................................................................................................... 30

17.1. Synchronous/Burst Read

............................................................................................................................... 30

17.2. Asynchronous Read.......................................................................................................................................

17.3. Hardware Reset(RESET)

............................................................................................................................... 36

Revision 1.2

October 2008

Recommended Resources

PTC three-phase asynchronous motor protection circuit four

Dual output desktop power supply circuit

Time proportional thermostat circuit

FCOG6100 thyristor trigger board

Pulse width regulator circuit diagram

555 simple switching regulator circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components