EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-09-FREQ2-30F1KJ

Description
Parallel - Fundamental Quartz Crystal, 4MHz Min, 5MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-09-FREQ2-30F1KJ Overview

Parallel - Fundamental Quartz Crystal, 4MHz Min, 5MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-09-FREQ2-30F1KJ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.002%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency5 MHz
Minimum operating frequency4 MHz
Maximum operating temperature80 °C
Minimum operating temperature-35 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance150 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Please advise on the periodic execution of tasks (the period is less than the system stick)
If the system stick is 10ms, what should I do if a task needs to ensure a 4.8ms execution cycle? Thank you in advance....
hyw322 Embedded System
Text editor issues
I copied the project code to a mobile hard disk, and then took it out from the mobile hard disk. I want to select variables, but every time the text editor selects 1 line, it selects the spaces. I wou...
不足论 Embedded System
About the problem of designing triggers with two statements in Verilog
This question started when I first came into contact with Verilog. When using the always statement to design a D flip-flop, the existing flip-flop will be directly called during synthesis. What will h...
htrong8899 FPGA/CPLD
I want to use pointer method to sort and output two numbers.
#includereg52.h #includestdio.h #define uchar unsigned char #define uint unsigned int void init_uart() //Serial port initialization { SCON = 0x40; PCON = 0; REN = 1; TMOD = 0x20; TH1 = 0xfd; TL1 = 0xf...
lalaone 51mcu
(Repost) PMC: A brief discussion on flash memory controller architecture
Reprinted from http://storage.it168.com/a2015/0830/1758/000001758439.shtml [/url] [b]Author: Zhang Dong, senior data center architect at PMC and author of the "Storage Talk" series To analyze the arch...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2433  1831  692  1025  1144  49  37  14  21  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号